NO20045635L - Double use dual complex multiplier and complex parts - Google Patents

Double use dual complex multiplier and complex parts

Info

Publication number
NO20045635L
NO20045635L NO20045635A NO20045635A NO20045635L NO 20045635 L NO20045635 L NO 20045635L NO 20045635 A NO20045635 A NO 20045635A NO 20045635 A NO20045635 A NO 20045635A NO 20045635 L NO20045635 L NO 20045635L
Authority
NO
Norway
Prior art keywords
complex
circuit
dual
division
use dual
Prior art date
Application number
NO20045635A
Other languages
Norwegian (no)
Inventor
Peter Edward Becker
Original Assignee
Interdigital Tech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/322,160 external-priority patent/US6691144B2/en
Application filed by Interdigital Tech Corp filed Critical Interdigital Tech Corp
Publication of NO20045635L publication Critical patent/NO20045635L/en

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

En krets utfører kompleks deling og dobbel kompleks multiplisering. Kretsen har et flertall av multiplikatorer. Hver i nevnte flertall av multiplikatorer anvendes i både den komplekse deling og i de doble, komplekse multipliseringer. Kretsen har også et flertall av komponenter som er i stand til å addere og subtrahere. Hver adderings- og subtraheringskomponent anvendes under den komplekse deling og den doble, komplekse multiplisering og veksler mellom operasjon som en adderer og en subtraherer mellom utførelse av den komplekse deling og den doble, komplekse multiplisering. Foretrukne, potensielle anvendelser for kretsen er i en mottaker i brukerutstyr eller en basestasjon. Kretsen anvendes i en hurtig Fourier transformasjon (FFT) basert kanal estimering eller en FFT basert data deteksjon.A circuit performs complex division and dual complex multiplication. The circuit has a plurality of multipliers. Each of said plurality of multipliers is used in both the complex division and in the double complex multiplications. The circuit also has a plurality of components capable of adding and subtracting. Each addition and subtraction component is used during the complex division and the dual complex multiplication and alternates between operation as an adder and a subtractor between execution of the complex division and the dual complex multiplication. Preferred potential applications for the circuit are in a receiver in user equipment or a base station. The circuit is used in a fast Fourier transformation (FFT) based channel estimation or an FFT based data detection.

NO20045635A 2002-05-27 2004-12-23 Double use dual complex multiplier and complex parts NO20045635L (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US38368602A 2002-05-27 2002-05-27
US10/322,160 US6691144B2 (en) 2002-05-28 2002-12-18 Dual use dual complex multiplier and complex divider
PCT/US2003/016581 WO2003100597A1 (en) 2002-05-28 2003-05-27 Dual use dual complex multiplier and complex divider

Publications (1)

Publication Number Publication Date
NO20045635L true NO20045635L (en) 2005-02-16

Family

ID=35238006

Family Applications (1)

Application Number Title Priority Date Filing Date
NO20045635A NO20045635L (en) 2002-05-27 2004-12-23 Double use dual complex multiplier and complex parts

Country Status (1)

Country Link
NO (1) NO20045635L (en)

Similar Documents

Publication Publication Date Title
US20210006288A1 (en) Reliable orthogonal spreading codes in wireless communication
JP4034189B2 (en) High speed joint detection
JPH0983591A (en) Signal reception method
CN109154873B (en) Touch detection method and system
TW200502842A (en) Dual use dual complex multiplier and complex divider
JP2009527161A (en) Method and apparatus for performing product-sum operation
JP4105157B2 (en) Data estimation based on segmental channel equalization
NO20045635L (en) Double use dual complex multiplier and complex parts
US20070189238A1 (en) CDMA system transmission matrix coefficient calculation
Mao et al. New code delay compensation algorithm for weak GPS signal acquisition
KR100591634B1 (en) Method and apparatus for establishing synchronization with a synchronization signal
JPH0832548A (en) Synchronization tracking method
De Marziani et al. Recursive algorithm to directly obtain the sum of correlations in a CSS
JP4072413B2 (en) Method for determining time offset of CDMA signal
KR100869500B1 (en) Apparatus for correcting frequency error in communication system
WO2023231924A1 (en) Signal sending method, and sending device and receiving device
JP2002111545A (en) Estimation circuit for interference signal amount and radio communication apparatus
Wang et al. Frequency estimation for the downlink of the TD-SCDMA system over frequency flat Rician fast fading channels
CN116208191A (en) Synchronization method and device based on differential spread spectrum codes in unmanned aerial vehicle and satellite communication
CN117792971A (en) Signal transmitting method, signal receiving method and device
JP2002111577A (en) Radio receiver system
Al-Jazzar et al. Delay estimation enhancement in CDMA systems using optimum training bits’ power
WO2004059516A3 (en) Apparatus and method of calculating a logarithm of a sum of exponentials