NL2027438B1 - A power factor corrector and a method for controlling a power factor corrector - Google Patents
A power factor corrector and a method for controlling a power factor corrector Download PDFInfo
- Publication number
- NL2027438B1 NL2027438B1 NL2027438A NL2027438A NL2027438B1 NL 2027438 B1 NL2027438 B1 NL 2027438B1 NL 2027438 A NL2027438 A NL 2027438A NL 2027438 A NL2027438 A NL 2027438A NL 2027438 B1 NL2027438 B1 NL 2027438B1
- Authority
- NL
- Netherlands
- Prior art keywords
- power factor
- switching unit
- factor corrector
- output voltage
- input voltage
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
- H02M1/4208—Arrangements for improving power factor of AC input
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1582—Buck-boost converters
Abstract
A power factor corrector, PFC, and a method for controlling such a PFC, arranged for converting an input voltage to a lower output voltage and a higher output voltage, the power factor corrector comprising: - a buck converter for converting said input voltage to said lower output voltage, said buck converter comprising: a first switching unit, a first active current conducting element, an inductor and a capacitor; - a boost converter for converting said input voltage to said higher output voltage, said buck converter comprising: a second active current switching unit, a second conducting element, an inductor and a capacitor; - a controller circuit for individual control of switching of ON and OFF state of the first and second switching unit, and configured for controlling said first and second switching unit to simultaneously switch ON, wherein said inductor and said capacitor of both said buck and boost converter are commonly shared between said buck and said boost converter, and wherein said control circuit is configured for control of the ON and OFF state of the first and second switching unit to operate said buck and boost converter in a boundary critical conduction mode.
Description
Title: A power factor corrector and a method for controlling a power factor corrector Description According to a first aspect, the present disclosure relates to a power factor corrector. According to a second aspect, the present disclosure relates to a method for controlling a power factor corrector. Power factor correction increases the power factor of a power supply. In an ideal system, all the power drawn from the AC mains is converted to active power, also known as real power, dissipated by the load connected to the power supply. This is only possible when the current is in phase with the voltage, thus when electrical equipment present a load that emulates a pure resistor. However, due to the reactive components, like inductors and capacitors, in a majority of circuits there is always a power lag that leads to apparent power that is not transferred to the load connected to the power supply and that leads to low power factors and low power transfer ratios of the power supply. Especially in high-end audio applications, there is a need for a power factor corrector that is able to have an output voltage that can seamlessly be adjusted between a voltage lower or a voltage higher than the input voltage, with improved performance and efficiency while maintaining an excellent power factor over its full input and output range. There is furthermore a need for a power factor corrector of smaller dimensions and/or lower weight compared to conventional power factor correctors.
It is therefore an objective of the present disclosure to provide an improved power factor corrector. In particular, it is an objective of the present disclosure to provide a power factor corrector that fulfils one or more of the abovementioned needs.
In a first aspect, this is achieved by a power factor corrector, PFC, arranged for converting an input voltage to a lower output voltage and a higher output voltage, the power factor corrector comprising:
- a buck converter for converting said input voltage to said lower output voltage, said buck converter comprising: a first switching unit, a first active current conducting element, an inductor and a capacitor; - a boost converter for converting said input voltage to said higher output voltage, said boost converter comprising: a second switching unit, a second active current conducting element, an inductor and a capacitor; - a controller circuit for individual control of switching of ON and OFF state of the first and second switching unit, and configured for controlling said first and second switching unit to simultaneously switch ON, wherein said inductor and said capacitor of both said buck and boost converter are commonly shared between said buck and said boost converter, and wherein said control circuit is configured for control of the ON and OFF state of the first and second switching unit to operate said buck and boost converter in a boundary critical conduction mode.
The buck converter and the boost converter of the power factor corrector are enabled by switching on the first switching unit and the second switching unit respectively. When the first switching unit and the second switching unit are switched on, the inductor current increases and eventually reaches a peak current value. When the second switching unit is switched off, the boost converter is disabled. When the first switching unit is switched off, both the buck converter and the boost converter are disabled. When the first switching unit and the second switching unit are switched off, the inductor current decreases and eventually reaches zero value.
Operation of the buck and/or boost converter in a boundary critical conduction mode means that the respective switching unit switches on, preferably immediately on, when the inductor current decreases to substantially zero, preferably to zero. Boundary critical conduction mode is also called critical conduction mode, transition mode or boundary mode. These terms are used for distinguishing between continuous conduction mode, where the inductor current is always significantly above zero, and discontinuous conduction mode, were the inductor current is zero for a significant time period. Operation of the buck and/or boost converter in a boundary critical conduction mode is equivalent to operation of the power factor corrector in a boundary critical conduction mode.
The controller circuit is arranged for providing the switch control signal to the switching units and can be implemented as a microcontroller, an Application Specific Integrated Controller, ASIC, an Field Programmable Gate Array, FPGA, analogue or digital electronic circuitry, or anything alike. Preferably, the switch control signal is provided by a switching algorithm.
Because of operation of the power factor converter in boundary critical conduction mode, the switching losses are minimized because the inductor current is zero when the switching units are switched on.
The power factor corrector enables a stabilized output voltage that seamlessly can be adjusted between a voltage lower than the input voltage and a voltage higher than the input voltage. It was the insight of the inventors, that by simultaneously enabling the boost converter and the buck converter of the power factor corrector and by subsequently switching off and on the second switching unit and/or the first switching unit such that the buck and boost converter operates in a boundary critical conduction mode, ensures lower peak inductor current at high power compared to both its boundary mode boost only counterpart power factor corrector and its buck only counterpart power factor corrector.
Because of the limited peak inductor current, the physical dimensions of the inductor, in particular the effective area the core of the inductor, are small. This has furthermore a positive effect on the weight of the inductor. The size and weight of the inductor has a significant effect on the size and weight of the power factor corrector. Because of this, and because no bulky transformers are required, the power factor corrector of the current disclosure has a smaller size and lower weight compared to conventional boundary critical conduction mode power factor correctors.
The above-mentioned individual control of switching the on and off state of the first and second switching unit enables a higher output power density and dynamic range of the power factor corrector while maintaining an excellent power factor over its full input and output range, compared to conventional power factor correctors. Furthermore, a higher power over volume ratio is achieved compared to conventional power factor correctors, in particular compared to conventional boundary mode boost power factor correctors.
In an example, said control circuit is configured for controlling said first and second switching unit to simultaneously switch ON, when the inductor current is zero.
By controlling the on time of the second switching unit, that is the time period that the second switching unit is in a conducting state, the controller circuit ensures a stabilized output voltage.
In another example, said control circuit is configured for controlling said second switching unit to switch OFF said second switching unit after a predefined time period t4.
The controller circuit is configured for switching the first and second switching unit according to a predefined switching algorithm. The switching algorithm enables the first and second switching unit to simultaneously switch on. Subsequently, the second switching unit is switched off after a predefined time period ti. When the power factor corrector operates in boost mode, that is when the output voltage is higher than the input voltage, the inductor current decreases and eventually reaches zero value when the second switching unit is switched off.
In yet another example, said control circuit is configured for controlling said first switching unit to switch OFF said first switching unit after a predefined time period ty + tz.
When the power factor corrector operates in buck mode, that is when the output voltage is lower than the input voltage, the inductor current decreases and eventually reaches zero value when both the second switching unit and the first switching unit are switched off.
When the power factor operates in boost mode and both the second switching unit and the first switching unit are switched off, the inductor current decreases and eventually reaches zero. In this event, the inductor current decreases more rapidly towards zero than would be the case when only the second switching unit is switched off.
5 According to a predefined switching algorithm the second switching unit and the first switching are switched are switched off after the predefined time period t1 and tz respectively, pursuant to the switching ratio: Rime = 2 wherein ty is the predefined time period the second switching unit is switched on and ti + tz is the predefined time period the first switching unit is switched on. The switching algorithm of simultaneously switching on the first and second switching unit and subsequently either switching off the second switching unit or switching of the second and first switching unit after the predefined time period t: and t: + t; respectively, wherein t2 is equal to or greater than zero, is repeated cyclically by the controller circuit.
In an example, a predefined maximum inductor current is based on said predefined time period ty and/or said predefined time period tz, wherein said maximum inductor current is configured by said predefined time period time period ty and/or said predefined time period ta.
By definition of the timing of the first and/or second switching unit and/or the switching ratio of the first and second switching units, the maximum current that flows through the inductor of the power factor corrector is optimized and/or limited. This enables compact physical dimensions of the inductor, in particular a relative small effective area of the core of the inductor. In an example, said predefined time period tz is equal to zero.
With the predefined time period tz equal to zero, the dynamic range of the power factor corrector is increased on the power spectrum range, in particular for low power loads, while preserving a good power factor. Operation in burst mode of the power factor corrector according to the present disclosure occurs for loads of which the power consumption is significantly less, preferably of which the power consumption is 45% less, compared to conventional boundary mode boost power factor correctors. In burst mode, it is not possible to preserve a good power factor. Therefore, the power factor corrector according to the present disclosure is capable of preserving a good power factor even for significant low power loads, as compared to conventional boundary mode boost power factor correctors. In an example, said predefined time period tz is larger than zero. Switching the first switching unit off after the second switching unit is switched off and ensuring the power factor converter operates in boundary critical conduction mode enables optimization for optimal power transfer. In this operational mode, in particular compared to conventional boundary mode boost power factor correctors, the peak conductor current is the same, but with higher output power transfer, while maintaining low power losses and preserving the power factor.
In an example, the inductor current reaches zero value before expiration of the predefined time period t2. In this case, the first switching unit is not switched OFF. In this case, the control circuit is configured for controlling the second switching unit to switch ON the second switching unit, when the inductor current is zero, such that the first switching unit and the second switching unit are simultaneously switched ON. In an example, said control circuit is configured for controlling said first and said second switching unit based on said inductor current and/or said input voltage and/or said output voltage. In another example, said controlling said first and second switching unit based on said inductor current and/or said input voltage and/or said output voltage is such that a ratio t2 Riime = t wherein t; is said predefined time period said second switching unit is switched ON and ty + tz is said predefined time period said first switching unit is switched ON, is substantially equal to, preferably equal to, Ri poost, wherein ) J Rvote - Rott - Root? +1
R R EE t_boost \Nvolt Rott 10 wherein Vout Root = Vo is the ratio between the input voltage and the output voltage of said power factor converter.
Preferably, the switching ratio Rime is equal to Rt soost when the power factor corrector operates in boost mode. The power factor corrector operates in boost mode when the output voltage is higher than the input voltage. In this mode, maximum average input current of the power factor corrector is achieved when: Rooie - Ryoie - Ryo” +1 Rt poost (Roo) = Rou -—-10 With this optimum switching ratio as a function of the ratio between the input voltage and the output voltage, maximum power transfer is achieved, in particular, when the power factor corrector operates in boost mode.
In yet another example, said controlling said first and second switching unit based on said inductor current and/or said input voltage and/or said output voltage is such that a ratio 9 t 2 Riime = & wherein t: is said predefined time period said second switching unit is switched ON and t: + t2 is said predefined time period said first switching unit is switched ON, is substantially equal to, preferably equal to, Ri buck, Wherein
1.0 — Ryo’ — Rou + 1.0 R R i t buck ( volt) Roi _ Ryo? wherein Vout Ryo = Vo is the ratio between the input voltage and the output voltage of said power factor converter. Preferably, the switching ratio Rume is equal to Rt ruex when the power factor corrector operates in buck mode. The power factor corrector operates in buck mode when the output voltage is lower than the input voltage. In this mode, maximum average input current of the power factor corrector is achieved when: 8) 11.0 — Ryo? — Ryote + 1.0 Rt puck Ryort) = ——————————— ue vo Root - Roon? With this optimum switching ratio as a function of the ratio between the input voltage and the output voltage, maximum power transfer is achieved, in particular, when the power factor corrector operates in buck mode.
In an example, said control circuit is arranged for controlling said first and second switching unit based on said inductor current and/or said input voltage and/or said output voltage such that said ratio Rime is substantially equal to, preferably equal to, Ri toost When said output voltage is higher than said input voltage and/or for controlling said first and second switching unit based on said inductor current and/or said input voltage and/or said output voltage such that said ratio Rime is substantially equal to, preferably equal to, Rt puck when said output voltage is smaller than said input voltage.
This ensures maximum power transfer of the power factor corrector over the full range of input of output voltages, both in buck mode operation as in boost mode operation. The average input current is optimized for a maximum value after the full range of input and output voltages, while keeping the peak current in the inductor as low as possible. This enables the power factor corrector according to the present disclosure to achieve higher power transfer than conventional power factor converters, in particular compared to a boundary mode buck only counterpart power factor corrector and to a boundary mode boost only counterpart power factor corrector.
In an example, said first active current conducting element and/or said second active current conducting element is one of a switching unit and a diode.
Preferably, the switching unit is a semiconductor element such as a transistor, like a FET, having low power losses.
In an example, the power factor corrector further comprises a rectifier for rectifying said input voltage.
In another example, said rectifier is one of a single-phase rectifier, dual- phase rectifier and a three-phase rectifier.
The input voltage is preferably an AC mains signal. By rectifying the input voltage, the power factor corrector can be used in various applications and can be applied to a large range of input voltages. With a rectifier arranged for rectifying a single-phase, dual-phase and three-phase input signal renders the power factor corrector a truly full universal mains input converter that can be used for single and multiple phase systems and covers a great dynamic output-power range. In a second aspect, the objective of the present disclosure is achieved by a method for controlling a power factor corrector according to any of the previous claims, comprising cyclically the steps of: - controlling, by said control circuit, said first and second switching unit to simultaneously switch ON, when the inductor current is zero; - controlling, by said control circuit, said second switching unit to switch OFF said second switching unit after a predefined time period ts.
- controlling, by said control circuit, said first switching unit to switch OFF said first switching unit after a predefined time period ty + tz, wherein said predefined time period t2 is equal to, or larger than zero.
After the last controlling step, that is when the first switching unit as well the second switching unit are switched off, the control circuit simultaneously switches on the first and second switching unit, when the inductor current is zero. The switching algorithm is executed continuously and cyclically.
Abovementioned embodiments of the power factor corrector according to the first aspect can be applied mutatis mutandis to embodiments of the method for controlling the power factor corrector according to the second aspect of the present disclosure. Advantages of the power factor corrector according to the first aspect presented previously can be applied mutatis mutandis to advantages of the method for controlling the power factor corrector according to the second aspect of the present disclosure.
The present disclosure will now be explained by means of a description of embodiments of a power factor corrector in accordance to the first aspect of the present disclosure and embodiments of a method for controlling the power factor corrector according to the second aspect of the present disclosure, in which reference is made to the following schematic figures, in which: Fig. 1 discloses an embodiment of the power factor corrector according to a first aspect of the present disclosure;
Fig. 2 discloses in a graphical overview, a comparison of the inductor current of the power factor corrector according to a first aspect of the present disclosure with a boundary mode boost only counterpart power factor corrector; Fig. 3 discloses in a graphical overview, a comparison of the inductor current of the power factor corrector according to a first aspect of the present disclosure with a boundary mode buck only counterpart power factor corrector; Fig. 4 discloses in a graphical overview, the extra power transfer of the power factor corrector according to a first aspect of the present disclosure compared to a boundary mode buck only counterpart power factor corrector and boundary mode boost only counterpart power factor corrector; Fig. 5 discloses schematically a method according to a second aspect of the present disclosure.
Figure 1 discloses power factor corrector 100 comprising a buck converter, consisting of switching unit S1, diode D1, inductor L and capacitor C, and a boost converter, consisting of switching unit S2, diode D2, inductor L and capacitor C. Inductor L and capacitor C are commonly shared between the buck and boost converter.
The power factor corrector 100 further comprises a controller 110. The controller 110 comprises a predetermined switching algorithm arranged for individual controlling the on and off state of the first switching unit S1 and the second switching unit S2 by the control signal G1 and G2 respectively. The switching algorithm is based on the inductor current I. and potential PT2, which is equal to the voltage Vou across a load Roan. When the control signal G1 is high, the first switching unit S1 is switched on and when the control signal G1 is low, the first switching unit S1 is switched off. When the control signal G2 is high, the second switching unit S2 is switched on and when the control signal G2 is low, the second switching unit S2 is switched off.
The predetermined switching algorithm is programmed such, that both the first switching unit S1 and the second switching unit S2 are switched on simultaneously, when the current through inductor L is equal to zero. Subsequently,
the second switching unit S2 is switched off followed up by switching off of the first switching unit S1, according to a switching ratio ty Riime = EL 1 wherein the switching ratio Rime is equal to: J Rott” - Rott - Ryoit” +1 Rt boost (Ryou) = ee when the power factor corrector operates in boost mode, so when the output voltage is higher than the input voltage, and the switching ratio Rume is equal to: 110 — Ryo) — Rvou + 1.0 Rt b x (R ie) = 3 He ve Root - Roo? when the power factor corrector operates in buck mode, so when the output voltage is lower than the input voltage, wherein
V Root = To is the ratio between the input voltage and the output voltage of said power factor converter. Figure 2 discloses in graphical overview 200, the inductor current IL as a function of time t of the power factor corrector according to the present disclosure in comparison the inductor current of a boundary mode boost only counterpart power factor corrector, with equal power transfer. In this example the input voltage Vin and the output voltage Vou are equal for both power factor correctors, such that equal power transfer is achieved and the output voltage Vou is kept at a constant level. Graph 201 shows the state of the first switching unit S1 and graph 202 shows the state of the second switching unit S2. Graph 203 shows the inductor current for the power factor corrector according to the present disclosure. Graph 204 shows the inductor current for the boundary mode boost only counterpart power factor corrector.
The buck converter and the boost converter of the power factor corrector are enabled by switching on the first switching unit S1 and the second switching unit S2 when the inductor current is equal to zero. This increases the inductor current until the second switching unit S2 is switched off. At this instant the peak inductor current is reached. The inductor current decreases and decreases even faster when the first switching unit S1 is switched off, until the instant is reached for which the inductor current is zero.
As can be seen from graph 204, the inductor current of the boundary mode boost only counterpart power factor corrector needs to increases more, eventually reaching a higher peak current with equal power transfer.
Figure 3 discloses in graphical overview 300, the inductor current IL as a function of time t of the power factor corrector according to the present disclosure in comparison the inductor current of a boundary mode buck only counterpart power factor corrector, with equal power transfer.
In this example the input voltage Vin and the output voltage Vou are equal for both power factor correctors, such that equal power transfer is achieved and the output voltage Vou is kept at a constant level. Graph 301 shows the state of the first switching unit S1 and graph 302 shows the state of the second switching unit S2. Graph 303 shows the inductor current for the power factor corrector according to the present disclosure. Graph 304 shows the inductor current for the boundary mode buck only counterpart power factor corrector.
The buck converter and the boost converter of the power factor corrector are enabled by switching on the first switching unit S1 and the second switching unit S2 when the inductor current is equal to zero. This increases the inductor current until the second switching unit S2, and subsequently the first switching unit S1, is switched off. At this instant the peak inductor current is reached. The inductor current decreases until the instant is reached for which the inductor current is zero.
As can be seen from graph 304, the inductor current of the boundary mode buck only counterpart power factor corrector needs to increases more, eventually reaching a higher peak current with equal power transfer.
The comparisons disclosed in figure 2 and figure 3 show the peak inductor current of the power factor corrector according to the present disclosure is limited compared to the conventional power factor corrector, enabling smaller inductor dimensions and a higher power over volume ratio compared to conventional power factor correctors.
Figure 4 discloses in graphical overview 400, the extra power transfer AP; as a function of the ratio Ru: between the input voltage and the output voltage of the power factor corrector according to the present disclosure. Graph 401 and 402 shows the extra power transfer of the power factor corrector according to the present disclosure compared to a boundary mode boost only counterpart power factor corrector and a boundary mode buck only counterpart power factor corrector respectively. This extra power transfer is achieved by optimizing the switching algorithm as described above.
For an input sine wave voltage of 230 V RMS AC and an output voltage of 380 V DC, extra power transfer compared to conventional power factor correctors is about 14%. For a three-phase input voltage of 3 x 230 V AC and an output voltage of 380 V DC, extra power transfer compared to conventional power factor correctors is about 14%.
Figure 5 discloses a method 500 for controlling a power factor corrector, comprising cyclically the steps of: - controlling 501 the first and second switching unit to simultaneously switch ON, when the inductor current is zero;
- controlling 502 the second switching unit to switch OFF said second switching unit after a predefined time period t. - controlling 503 the first switching unit to switch OFF said first switching unit after a predefined time period t: + tz, wherein the predefined time period tz is equal or greater than zero.
After the step of controlling 503, step of controlling 501 is executed. The power factor corrector is controlled to cyclically execute the steps, until the controlling circuit stops controlling the switching units, for example because the mains power is shut off.
It is noticed that the above description of the figures describe one variation of many embodiments of the present disclosure. Other variations to the disclosed embodiments can be understood and effected by those skilled in the art in practicing the claimed invention, from a study of the drawings, the disclosure, and the appended claims. In the claims, the word “comprising” does not exclude other elements or steps, and the indefinite article, “a” or “an” does not exclude a plurality. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL2027438A NL2027438B1 (en) | 2021-01-26 | 2021-01-26 | A power factor corrector and a method for controlling a power factor corrector |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL2027438A NL2027438B1 (en) | 2021-01-26 | 2021-01-26 | A power factor corrector and a method for controlling a power factor corrector |
Publications (1)
Publication Number | Publication Date |
---|---|
NL2027438B1 true NL2027438B1 (en) | 2022-08-19 |
Family
ID=74858723
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL2027438A NL2027438B1 (en) | 2021-01-26 | 2021-01-26 | A power factor corrector and a method for controlling a power factor corrector |
Country Status (1)
Country | Link |
---|---|
NL (1) | NL2027438B1 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1724909A2 (en) * | 2005-05-16 | 2006-11-22 | Eltam Ein Hashofet | A Process for Operating a Switching Power Supply |
US20170373585A1 (en) * | 2016-06-26 | 2017-12-28 | The Regents Of The University Of Colorado, A Body Corporate | Hybrid feedforward control architecture and related techniques |
WO2019095771A1 (en) * | 2017-11-20 | 2019-05-23 | 华为技术有限公司 | Control method, control circuit and system for four-transistor buck-boost circuit |
CN111313705A (en) * | 2020-04-02 | 2020-06-19 | 浙江大学 | Control method of switch converter |
-
2021
- 2021-01-26 NL NL2027438A patent/NL2027438B1/en active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1724909A2 (en) * | 2005-05-16 | 2006-11-22 | Eltam Ein Hashofet | A Process for Operating a Switching Power Supply |
US20170373585A1 (en) * | 2016-06-26 | 2017-12-28 | The Regents Of The University Of Colorado, A Body Corporate | Hybrid feedforward control architecture and related techniques |
WO2019095771A1 (en) * | 2017-11-20 | 2019-05-23 | 华为技术有限公司 | Control method, control circuit and system for four-transistor buck-boost circuit |
CN111313705A (en) * | 2020-04-02 | 2020-06-19 | 浙江大学 | Control method of switch converter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11736010B2 (en) | Power converter with capacitive energy transfer and fast dynamic response | |
Baddipadiga et al. | A high-voltage-gain dc-dc converter based on modified dickson charge pump voltage multiplier | |
Jalilzadeh et al. | Nonisolated topology for high step-up DC–DC converters | |
JP5562714B2 (en) | Electronic ballast with step-up / step-down power factor correction DC-DC converter suitable for high-voltage input voltage applications | |
US5894414A (en) | Three phase rectifier using three single phase converters and a single DC/DC converter | |
Jiao et al. | Voltage-lift split-inductor-type boost converters | |
CN110731045B (en) | Digital control of switched boundary mode interleaved power converters with reduced crossover distortion | |
Radić et al. | Buck converter with merged active charge-controlled capacitive attenuation | |
CN113746361A (en) | AC-DC power conversion system with high voltage gain | |
Hata et al. | Always-dual-Path hybrid DC-DC converter achieving high efficiency at around 2: 1 step-down ratio | |
Zhang et al. | Comparison of conventional DC-DC converter and a family of diode-assisted DC-DC converter in renewable energy applications | |
Harimon et al. | A study on 3-phase interleaved DC-DC boost converter structure and operation for input current stress reduction | |
CN113544965A (en) | AC to DC and DC to AC power conversion | |
NL2027438B1 (en) | A power factor corrector and a method for controlling a power factor corrector | |
US10170995B2 (en) | Multiphase power converter | |
Mortazavi et al. | A Direct AC-AC Switched-Capacitor Converter with Input-Series Output-Parallel and In-Phase/Out-of-Phase Capabilities | |
CN111404384B (en) | Multi-stage parallel DC-DC converter | |
JP2019097273A (en) | Power conversion device | |
WO2016128819A1 (en) | Power conversion device | |
Xue et al. | A two-phase hybrid switched capacitors converter with interleaving control scheme for flying capacitors self-balancing | |
Agrawal et al. | An improved control scheme for multiphase buck converter circuits used in voltage regulator modules | |
Gu et al. | Universal line input power factor preregulator using VFX technique | |
Tran et al. | Boost-SEPIC Interleaved PFC Converter | |
JPH0816257A (en) | Voltage regulator | |
CN111464002A (en) | Voltage regulating device |