MY133769A - Input operand control in data processing systems - Google Patents

Input operand control in data processing systems

Info

Publication number
MY133769A
MY133769A MYPI97004025A MYPI9704025A MY133769A MY 133769 A MY133769 A MY 133769A MY PI97004025 A MYPI97004025 A MY PI97004025A MY PI9704025 A MYPI9704025 A MY PI9704025A MY 133769 A MY133769 A MY 133769A
Authority
MY
Malaysia
Prior art keywords
input operand
bit
size
data processing
processing systems
Prior art date
Application number
MYPI97004025A
Inventor
Simon James Glass
David Vivian Jaggar
Original Assignee
Advanced Risc Mach Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB9619826A external-priority patent/GB2317467B/en
Application filed by Advanced Risc Mach Ltd filed Critical Advanced Risc Mach Ltd
Publication of MY133769A publication Critical patent/MY133769A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)

Abstract

A DATA PROCESSING SYSTEM HAVING A PLURALITY OF REGISTERS 10 AND AN ARITHMETIC LOGIC UNIT 20, 22, 24 INCLUDES PROGRAM INSTRUCTION WORDS HAVING A SOURCE REGISTER BIT FIELD SN SPECIFYING ONE OF THE REGISTERS STORING AN INPUT OPERAND DATA WORD TOGETHER WITH AN INPUT OPERAND SIZE FLAG INDICATING WHETHER THE INPUT OPERAND HAS AN N-BIT SIZE OR (N/2)-BIT SIZE TOGETHER WITH A HIGH/LOW LOCATION FLAG INDICATING WHICH OF THE HIGH ORDER BIT POSITIONS OR LOW ORDER BIT POSITIONS STORES THE INPUT OPERAND IF IT IS OF THE SMALLER SIZE. IT IS PREFERRED THAT THE ARITHMETIC LOGIC UNIT IS ALSO ABLE TO PERFORM PARALLEL OPERATION PROGRAM INSTRUCTION WORDS OPERATING INDEPENDENTLY UPON (N/2)-BIT INPUT OPERAND DATA WORDS STORED IN RESPECTIVE HALVES OF A REGISTER.(FIG. 2)
MYPI97004025A 1996-09-23 1997-08-30 Input operand control in data processing systems MY133769A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9619826A GB2317467B (en) 1996-09-23 1996-09-23 Input operand control in data processing systems

Publications (1)

Publication Number Publication Date
MY133769A true MY133769A (en) 2007-11-30

Family

ID=10800363

Family Applications (1)

Application Number Title Priority Date Filing Date
MYPI97004025A MY133769A (en) 1996-09-23 1997-08-30 Input operand control in data processing systems

Country Status (7)

Country Link
EP (1) EP0927391A1 (en)
JP (1) JP3645574B2 (en)
KR (1) KR20000048531A (en)
CN (1) CN1226325A (en)
IL (1) IL127291A0 (en)
MY (1) MY133769A (en)
TW (1) TW364976B (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3857614B2 (en) 2002-06-03 2006-12-13 松下電器産業株式会社 Processor
US7668897B2 (en) 2003-06-16 2010-02-23 Arm Limited Result partitioning within SIMD data processing systems
GB2409059B (en) * 2003-12-09 2006-09-27 Advanced Risc Mach Ltd A data processing apparatus and method for moving data between registers and memory
GB2409062C (en) * 2003-12-09 2007-12-11 Advanced Risc Mach Ltd Aliasing data processing registers
GB2409066B (en) * 2003-12-09 2006-09-27 Advanced Risc Mach Ltd A data processing apparatus and method for moving data between registers and memory
US7437541B2 (en) * 2004-07-08 2008-10-14 International Business Machiens Corporation Atomically updating 64 bit fields in the 32 bit AIX kernel
US8914619B2 (en) 2010-06-22 2014-12-16 International Business Machines Corporation High-word facility for extending the number of general purpose registers available to instructions
CN104081341B (en) * 2011-12-23 2017-10-27 英特尔公司 The instruction calculated for the element offset amount in Multidimensional numerical
CN108304217B (en) * 2018-03-09 2020-11-03 中国科学院计算技术研究所 Method for converting long bit width operand instruction into short bit width operand instruction
CN111459546B (en) * 2020-03-30 2023-04-18 芯来智融半导体科技(上海)有限公司 Device and method for realizing variable bit width of operand

Also Published As

Publication number Publication date
CN1226325A (en) 1999-08-18
KR20000048531A (en) 2000-07-25
JP2001501001A (en) 2001-01-23
IL127291A0 (en) 1999-09-22
TW364976B (en) 1999-07-21
EP0927391A1 (en) 1999-07-07
JP3645574B2 (en) 2005-05-11

Similar Documents

Publication Publication Date Title
US5996057A (en) Data processing system and method of permutation with replication within a vector register file
US5481734A (en) Data processor having 2n bits width data bus for context switching function
US7287152B2 (en) Conditional execution per lane
EP1825383B1 (en) Data file storing multiple data types with controlled data access
GB2317469B (en) Data processing system register control
EP1102163A3 (en) Microprocessor with improved instruction set architecture
WO2001006354A1 (en) Setting condition values in a computer
KR910010301A (en) Command designation method and execution device
KR940015852A (en) Handler with long instruction word
GB1448866A (en) Microprogrammed data processing systems
EP1204918A1 (en) Conditional instruction execution in a computer
MY133769A (en) Input operand control in data processing systems
EP0126247B1 (en) Computer system
EP0984358B1 (en) Data processing apparatus
US4468748A (en) Floating point computation unit having means for rounding the floating point computation result
EP0982655A2 (en) Data processing unit and method for executing instructions of variable lengths
US6757809B1 (en) Data processor having 2n bits width data bus for context switching functions
TW325552B (en) Data processing condition code flags
US4476523A (en) Fixed point and floating point computation units using commonly shared control fields
MY135903A (en) Result partitioning within simd data processing systems
MY133789A (en) Data processing system register control
US5241644A (en) Queue having long word length
US5724572A (en) Method and apparatus for processing null terminated character strings
US6275925B1 (en) Program execution method and program execution device
KR920002573B1 (en) Data processor