MY112859A - Multiple mode trellis decoder for a digital signal processing system - Google Patents
Multiple mode trellis decoder for a digital signal processing systemInfo
- Publication number
- MY112859A MY112859A MYPI97001461A MYPI19971461A MY112859A MY 112859 A MY112859 A MY 112859A MY PI97001461 A MYPI97001461 A MY PI97001461A MY PI19971461 A MYPI19971461 A MY PI19971461A MY 112859 A MY112859 A MY 112859A
- Authority
- MY
- Malaysia
- Prior art keywords
- trellis
- modes
- decoder
- response
- decoding
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/015—High-definition television systems
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
Abstract
AN ADAPTIVE TRELLIS DECODER ( 40) SEAMLESSLY SWITCHES BETWEEN MULTIPLE OPERATIONAL MODES. THE DECODER SWITCHES BETWEEN MULTIPLE MODES AND ACCOMMODATES DATA TYPE TRANSITIONS USING A SINGLE STATE TRANSITION TRELLIS WITH A PREDETERMINED NUMBER OF STATES. THE SYSTEM DECODES TRELLIS ENCODED VIDEO DATA ENCODED IN DIFFERENT FORMATS RESPECTIVELY CONTAINING DIFFERENT NUMBERS OF LEVELS ASSOCIATED WITH DIFFERENT MODES. THE DECODER SYSTEM ADAPTIVELY OPERATES IN RESPONSE TO A CONFIGURATION SIGNAL DISTINGUISHING BETWEEN THE MODES, AND EMPLOYS A STATE TRANSITION TRELLIS WITH THE SAME NUMBER OF TRELLIS DECODING STATES FOR DECODING ENCODED DATA OF DIFFERENT FORMATS. THE STATE TRANSITION DECODING TRELLIS MAY ALSO BE RESET TO A PREDETERMINED STATE IN RESPONSE TO A SYNCHRONIZATION SIGNAL (10) GENERATED AS A RESULT OF A TRANSITION FROM ONE TYPE OF DATA TO ANOTHER OR IN RESPONSE TO A MODE CHANGE.FIG. 1
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/629,680 US5838729A (en) | 1996-04-09 | 1996-04-09 | Multiple mode trellis decoder for a digital signal processing system |
Publications (1)
Publication Number | Publication Date |
---|---|
MY112859A true MY112859A (en) | 2001-09-29 |
Family
ID=34633075
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MYPI97001461A MY112859A (en) | 1996-04-09 | 1997-04-04 | Multiple mode trellis decoder for a digital signal processing system |
Country Status (4)
Country | Link |
---|---|
KR (1) | KR100666284B1 (en) |
DE (1) | DE69739597D1 (en) |
HK (1) | HK1005405A1 (en) |
MY (1) | MY112859A (en) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5508752A (en) * | 1994-04-12 | 1996-04-16 | Lg Electronics Inc. | Partial response trellis decoder for high definition television (HDTV) system |
-
1997
- 1997-04-03 DE DE69739597T patent/DE69739597D1/en not_active Expired - Lifetime
- 1997-04-04 MY MYPI97001461A patent/MY112859A/en unknown
- 1997-04-09 KR KR1019970012977A patent/KR100666284B1/en not_active IP Right Cessation
-
1998
- 1998-05-27 HK HK98104562A patent/HK1005405A1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100666284B1 (en) | 2007-05-14 |
MX9702558A (en) | 1998-03-31 |
KR970073092A (en) | 1997-11-07 |
HK1005405A1 (en) | 1999-01-08 |
DE69739597D1 (en) | 2009-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0801503A3 (en) | Multiple mode trellis decoder for a digital signal processing system | |
EP0606868A3 (en) | Picture signal coding method, decoding method and picture signal recording medium. | |
EP0614317A3 (en) | Video signal decoding. | |
EP0663739A4 (en) | Digital signal encoding device, its decoding device, and its recording medium. | |
EP0765082A3 (en) | Subtitle signal encoding/decoding | |
EP0644695A3 (en) | Spatially scalable video encoding and decoding. | |
EP0627855A3 (en) | Digital video signal recording and/or reproduction. | |
GB2295946B (en) | Digital signal recording device,digital signal playback device,and digital signal decoding device therefor | |
HK1022070A1 (en) | Decoding of digital data including program specific information. | |
CA2165492A1 (en) | Temporally-Pipelined Predictive Encoder/Decoder Circuit and Method | |
TW330366B (en) | Analog video encoder with metered closed caption data on digital video input interface | |
EP0618730A3 (en) | Priority processing of encoded video signal. | |
EP0653847A3 (en) | Digital processor and viterbi decoder having shared memory. | |
EP0627859A3 (en) | Hierarchical encoding and/or decoding of digital video signals. | |
MX9802032A (en) | On-screen display timing. | |
EP0575202A3 (en) | Encoding and decoding digital video data | |
EP0674394A4 (en) | Digital signal processor, digital signal processing method and data recording medium. | |
EP0622961A3 (en) | Picture signal coding/decoding methods and devices. | |
EP0829875A4 (en) | Method and device for encoding audio signal and method and device for decoding audio signal | |
EP0634872A3 (en) | Processing digital video data. | |
EP0616475A3 (en) | Adaptive video signal processing circuit. | |
EP0737011A3 (en) | Encoding, decoding, recording and reproducing of video data | |
CA2138958A1 (en) | A data decoder and method for use there in using a dynamically indexed channel state metric | |
AU3910595A (en) | Data deinterleaver in a digital television signal decoding system | |
EP0613300A3 (en) | Apparatus for encoding and decoding header data in picture signal transmission. |