MX2012000831A - Sistemas, metodos, y medios legibles por computadora para memoria de receptor de radiodifusion digital y reduccion de potencia. - Google Patents

Sistemas, metodos, y medios legibles por computadora para memoria de receptor de radiodifusion digital y reduccion de potencia.

Info

Publication number
MX2012000831A
MX2012000831A MX2012000831A MX2012000831A MX2012000831A MX 2012000831 A MX2012000831 A MX 2012000831A MX 2012000831 A MX2012000831 A MX 2012000831A MX 2012000831 A MX2012000831 A MX 2012000831A MX 2012000831 A MX2012000831 A MX 2012000831A
Authority
MX
Mexico
Prior art keywords
block
radio broadcast
digital radio
data units
computer readable
Prior art date
Application number
MX2012000831A
Other languages
English (en)
Inventor
Marek Milbar
Original Assignee
Ibiquity Digital Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiquity Digital Corp filed Critical Ibiquity Digital Corp
Publication of MX2012000831A publication Critical patent/MX2012000831A/es

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • H04L27/2647—Arrangements specific to the receiver only
    • H04L27/2649—Demodulators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2782—Interleaver implementations, which reduce the amount of required interleaving memory
    • H03M13/2785—Interleaver using in-place interleaving, i.e. writing to and reading from the memory is performed at the same memory location
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6569—Implementation on processors, e.g. DSPs, or software implementations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06—Receivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
    • H04W52/02—Power saving arrangements
    • H04W52/0203—Power saving arrangements in the radio access network or backbone network of wireless communication networks
    • H04W52/0206—Power saving arrangements in the radio access network or backbone network of wireless communication networks in access points, e.g. base stations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/15—Use in a specific computing environment
    • G06F2212/154—Networked environment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/17—Embedded application
    • G06F2212/174—Telecommunications system
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H2201/00—Aspects of broadcast communication
    • H04H2201/10—Aspects of broadcast communication characterised by the type of broadcast system
    • H04H2201/18—Aspects of broadcast communication characterised by the type of broadcast system in band on channel [IBOC]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks

Abstract

Un método de desintercalado por bloques de datos recibidos en un receptor de radiodifusión digital se describe. El método incluye proporcionar un bloque de memoria que tiene n x k direcciones, en donde el bloque comprende una sola tabla, recibir una señal de radiodifusión digital en el receptor, y desmodular la señal de radiodifusión digital en una pluralidad de unidades de datos intercaladas. Para al menos una serie de n x k unidades de datos un tamaño de etapa de puntero se determina, y para cada unidad de datos en la serie, una dirección en el bloque se calcula basándose en el tamaño de etapa de puntero, y una unidad de dato de salida se lee en el bloque en la dirección, de manera que las unidades de datos de salida representan unidades de datos desintercaladas por bloques. Una unidad de datos de entrada de la pluralidad de unidades de datos intercaladas entonces se escribe en el bloque en la dirección. Sistemas asociados y medios de almacenamiento legibles por computadora se presentan.
MX2012000831A 2009-07-30 2010-07-30 Sistemas, metodos, y medios legibles por computadora para memoria de receptor de radiodifusion digital y reduccion de potencia. MX2012000831A (es)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US21393509P 2009-07-30 2009-07-30
US21394209P 2009-07-31 2009-07-31
PCT/US2010/043820 WO2011014723A1 (en) 2009-07-30 2010-07-30 Systems, methods, and computer readable media for digital radio broadcast receiver memory and power reduction

Publications (1)

Publication Number Publication Date
MX2012000831A true MX2012000831A (es) 2012-02-28

Family

ID=43526981

Family Applications (2)

Application Number Title Priority Date Filing Date
MX2015014235A MX339912B (es) 2009-07-30 2010-07-30 Sistemas, métodos, y medios legibles por computadora para memoria de receptor de radiodifusión digital y reducción de potencia.
MX2012000831A MX2012000831A (es) 2009-07-30 2010-07-30 Sistemas, metodos, y medios legibles por computadora para memoria de receptor de radiodifusion digital y reduccion de potencia.

Family Applications Before (1)

Application Number Title Priority Date Filing Date
MX2015014235A MX339912B (es) 2009-07-30 2010-07-30 Sistemas, métodos, y medios legibles por computadora para memoria de receptor de radiodifusión digital y reducción de potencia.

Country Status (6)

Country Link
US (2) US9203668B2 (es)
CN (1) CN102687505B (es)
BR (2) BR112012002029A2 (es)
CA (2) CA2766469C (es)
MX (2) MX339912B (es)
WO (1) WO2011014723A1 (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2766469C (en) 2009-07-30 2018-10-02 Ibiquity Digital Corporation Systems, methods, and computer readable media for digital radio broadcast receiver memory and power reduction
JP5912025B2 (ja) * 2011-10-20 2016-04-27 株式会社メガチップス 通信装置および通信システム
US9219573B2 (en) 2013-03-15 2015-12-22 Ibiquity Digital Corporation System and method for recovering audio PDU transport elements in digital radio broadcast receiver

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6014761A (en) * 1997-10-06 2000-01-11 Motorola, Inc. Convolutional interleaving/de-interleaving method using pointer incrementing across predetermined distances and apparatus for data transmission
US6588015B1 (en) * 1998-01-14 2003-07-01 General Instrument Corporation Broadcast interactive digital radio
RU2330379C2 (ru) * 2002-09-27 2008-07-27 Айбиквити Диджитал Корпорейшн Способ и устройство для перемежения битов сигналов в системе цифрового звукового радиовещания
US7440392B2 (en) * 2003-02-19 2008-10-21 Advanced Micro Devices, Inc. Wireless receiver deinterleaver having partitioned memory
US7600163B2 (en) * 2003-09-23 2009-10-06 Realtek Semiconductor Corp. Convolutional interleaver and deinterleaver
US7840859B2 (en) 2005-02-14 2010-11-23 Koninklijke Philips Electronics N.V. Block interleaving with memory table of reduced size
US7512175B2 (en) 2005-03-16 2009-03-31 Ibiquity Digital Corporation Method for synchronizing exporter and exciter clocks
US8127199B2 (en) * 2007-04-13 2012-02-28 Rgb Networks, Inc. SDRAM convolutional interleaver with two paths
US8601457B1 (en) * 2008-01-31 2013-12-03 The Mathworks, Inc. Checking for access problems with data stores
US20090248997A1 (en) * 2008-03-25 2009-10-01 Horizon Semiconductors Ltd. De-Interleaving using minimal memory
CA2766469C (en) 2009-07-30 2018-10-02 Ibiquity Digital Corporation Systems, methods, and computer readable media for digital radio broadcast receiver memory and power reduction

Also Published As

Publication number Publication date
CA2766469C (en) 2018-10-02
CA3015223C (en) 2020-09-15
US9842048B2 (en) 2017-12-12
US20160140037A1 (en) 2016-05-19
WO2011014723A1 (en) 2011-02-03
CA2766469A1 (en) 2011-02-03
BR122014026849A2 (pt) 2019-08-20
CA3015223A1 (en) 2011-02-03
US20110026640A1 (en) 2011-02-03
MX339912B (es) 2016-06-17
BR112012002029A2 (pt) 2016-11-08
CN102687505B (zh) 2015-05-27
US9203668B2 (en) 2015-12-01
CN102687505A (zh) 2012-09-19

Similar Documents

Publication Publication Date Title
MX2010002937A (es) Sistema de difusion digital y metodo de proceso de datos.
WO2012068302A3 (en) Locking and signaling for implementing messaging transports with shared memory
TW200951716A (en) Memory system
TW200603013A (en) Method, computer program product and data structure for representing two or three-dimensional object
CN104506619A (zh) 一种数据备份、恢复方法及其装置、服务器
TW201714092A (en) Method for managing a memory apparatus, and associated memory apparatus thereof
EP2476281A4 (en) RADIO COMMUNICATION
IL177023A0 (en) A multiple address two channel bus structure
CN102298508B (zh) 基于流的固态硬盘预读取的方法及装置
TW200943845A (en) Apparatus and methods for processing signals
MX2012000831A (es) Sistemas, metodos, y medios legibles por computadora para memoria de receptor de radiodifusion digital y reduccion de potencia.
TW200708950A (en) Memory management method and system
GB2464059A (en) System, method, and data structure for providing access to interrelated sources of information
TW200627929A (en) Information receiver, DTV system and method for sharing pins of cryptocard module and external memory in DTV system
RU2010110383A (ru) Приемное устройство, способ приема, программа и приемная система
WO2006120225A3 (en) Dumping data in processing systems to a shared storage
CN101489135A (zh) 一种方便ldpc长码在fpga实现的编码器及编码方法
CN103782267A (zh) 用于电压域交叉的数据存储装置
GB2459805A (en) System and method for processing data and control messages in a communication system
CN101577556B (zh) 一种实现矩形交织的装置
CN105338174A (zh) 联系人信息同步方法及装置
CN202602827U (zh) 基于通用格式码表的可变长解码装置
CN105099599B (zh) 交织、解交织方法以及相应的装置
US7526712B2 (en) Deinterleaving apparatus and method using inner memory and outer memory
CN101751242B (zh) 一种数据处理方法及系统

Legal Events

Date Code Title Description
FG Grant or registration