MX2007013193A - Apparatus and method for compensating digital input delays in an intelligent electronic device. - Google Patents

Apparatus and method for compensating digital input delays in an intelligent electronic device.

Info

Publication number
MX2007013193A
MX2007013193A MX2007013193A MX2007013193A MX2007013193A MX 2007013193 A MX2007013193 A MX 2007013193A MX 2007013193 A MX2007013193 A MX 2007013193A MX 2007013193 A MX2007013193 A MX 2007013193A MX 2007013193 A MX2007013193 A MX 2007013193A
Authority
MX
Mexico
Prior art keywords
electronic device
digital input
intelligent electronic
compensating
delay
Prior art date
Application number
MX2007013193A
Other languages
Spanish (es)
Inventor
Bai-Iin Qin
Daniel P Dwyer
Carl V Mattoon
Max B Ryan
Original Assignee
Schweitzer Engineering Lab Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Schweitzer Engineering Lab Inc filed Critical Schweitzer Engineering Lab Inc
Publication of MX2007013193A publication Critical patent/MX2007013193A/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/25Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
    • G01R19/2513Arrangements for monitoring electric power systems, e.g. power lines or loads; Logging

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Complex Calculations (AREA)
  • Emergency Protection Circuit Devices (AREA)

Abstract

An apparatus and method for compensating digital input delay in an intelligent electronic device is provided. A method is provided which provides for accurate SER data recording while facilitating the reduction of processing burden on the IED and optimization of system performance during the processing of SER data flow. An apparatus is further provided which generally includes a time delay element coupled to a sequential events recorder for compensating for delay in communication of a data signal such that the sequential events recorder records a compensated time for a select event based on the clock and the time delay. An apparatus is provided which includes an edge detection element for detecting either a rising or falling edge from the data signal.
MX2007013193A 2005-12-23 2006-12-22 Apparatus and method for compensating digital input delays in an intelligent electronic device. MX2007013193A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US75371005P 2005-12-23 2005-12-23
PCT/US2006/049197 WO2007076097A2 (en) 2005-12-23 2006-12-22 Apparatus and method for compensating digital input delays in an intelligent electronic device

Publications (1)

Publication Number Publication Date
MX2007013193A true MX2007013193A (en) 2008-01-16

Family

ID=38218703

Family Applications (1)

Application Number Title Priority Date Filing Date
MX2007013193A MX2007013193A (en) 2005-12-23 2006-12-22 Apparatus and method for compensating digital input delays in an intelligent electronic device.

Country Status (4)

Country Link
US (1) US7698582B2 (en)
CA (1) CA2604080C (en)
MX (1) MX2007013193A (en)
WO (1) WO2007076097A2 (en)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9063181B2 (en) * 2006-12-29 2015-06-23 Electro Industries/Gauge Tech Memory management for an intelligent electronic device
US9885739B2 (en) 2006-12-29 2018-02-06 Electro Industries/Gauge Tech Intelligent electronic device capable of operating as a USB master device and a USB slave device
US9136711B2 (en) 2007-08-21 2015-09-15 Electro Industries/Gauge Tech System and method for synchronizing multiple generators with an electrical power distribution system
US7877169B2 (en) * 2007-08-21 2011-01-25 Electro Industries/ Gauge Tech System and method for synchronizing an auxiliary electrical generator to an electrical system
MX2010002163A (en) * 2007-09-28 2010-06-02 Schweitzer Engineering Lab Inc Amplitude and phase comparators for line protection.
US20090088990A1 (en) * 2007-09-30 2009-04-02 Schweitzer Iii Edmund O Synchronized phasor processor for a power system
US8234331B2 (en) * 2008-02-01 2012-07-31 Honeywell International Inc. System and method for shielding open process control client applications from bad quality initial data
USD712289S1 (en) 2009-12-01 2014-09-02 Electro Industries/Gauge Tech Electronic meter
US8242940B2 (en) * 2009-12-17 2012-08-14 Analog Devices, Inc. Transitioning digital data processors between power savings and non-power savings modes
US20120198101A1 (en) * 2011-01-27 2012-08-02 Brewster Porcella Mobile device peripheral detection with independent state machines
ES2746040T3 (en) 2011-03-03 2020-03-04 Abb Schweiz Ag Control device to control a circuit breaker and corresponding methods
KR101268712B1 (en) * 2011-09-29 2013-05-28 한국전력공사 System and method for detecting power quality abnormal waveform of the electric power distribution system
US8880368B2 (en) * 2012-06-21 2014-11-04 Schweitzer Engineering Laboratories, Inc. Electric power system waveform search
US9280509B2 (en) * 2012-06-29 2016-03-08 Intel Corporation Data interface sleep mode logic
AU2013295526B2 (en) 2012-07-27 2017-03-30 San Diego Gas & Electric Company System for detecting a falling electric power conductor and related methods
JP5677386B2 (en) * 2012-08-30 2015-02-25 京セラドキュメントソリューションズ株式会社 Image forming apparatus
CN104597822B (en) * 2013-10-31 2017-05-17 施耐德电器工业公司 Digital input line break detection method and circuit
US9927470B2 (en) 2014-05-22 2018-03-27 Electro Industries/Gauge Tech Intelligent electronic device having a memory structure for preventing data loss upon power loss
US9484899B2 (en) * 2014-09-24 2016-11-01 Dialog Semiconductor (Uk) Limited Debounce circuit with dynamic time base adjustment for a digital system
CN106097142B (en) * 2016-06-15 2019-12-06 国网江西省电力科学研究院 distribution transformer alternate sequence automatic generation and evaluation method based on directed graph
US9680458B1 (en) 2016-08-11 2017-06-13 Schweitzer Engineering Laboratories, Inc. Input-controlled multiple threshold debounce system
AT520063A1 (en) * 2017-06-02 2018-12-15 Omicron Energy Solutions Gmbh Checking a power transmission network and locating a fault in a power transmission cable
GB2584279B (en) * 2019-05-23 2021-10-20 Synaptec Ltd Methods and apparatus for time-stamping a signal
US11128481B2 (en) * 2018-10-08 2021-09-21 Schweitzer Engineering Laboratories, Inc. Hardware accelerated communication frame
CN109546553A (en) * 2019-01-23 2019-03-29 南昌市光辉电力科技有限公司 A kind of 10KV high pressure measurement apparatus for descending of energy self-healing
USD939988S1 (en) 2019-09-26 2022-01-04 Electro Industries/Gauge Tech Electronic power meter
US11550285B1 (en) * 2021-06-30 2023-01-10 Schweitzer Engineering Laboratories, Inc. Systems and methods for enabling a maintenance mode of protection devices in digital secondary systems
US11831529B2 (en) 2022-02-04 2023-11-28 Schweitzer Engineering Laboratories, Inc. Redundant generic object oriented substation event (GOOSE) messages

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4545029A (en) * 1981-09-11 1985-10-01 Leeds & Northrup Company Remote correlation of sequence of events
US5208545A (en) 1991-03-27 1993-05-04 Schweitzer Engineering Laboratories Inc. Apparatus and method for eliminating phase skew in a multi-channel data acquisition system
US6363025B1 (en) 1991-08-21 2002-03-26 Micron Technology, Inc. Power up initialization circuit responding to an input signal
US5315539A (en) 1992-09-24 1994-05-24 Xerox Corporation Method and apparatus for debouncing signals
US5680324A (en) * 1995-04-07 1997-10-21 Schweitzer Engineering Laboratories, Inc. Communications processor for electric power substations
US20030105608A1 (en) 1997-02-12 2003-06-05 Power Measurement Ltd. Phasor transducer apparatus and system for protection, control, and management of electricity distribution systems
DE19716314A1 (en) 1997-04-18 1998-10-22 Alsthom Cge Alcatel Method and device for adding signals present as samples
US6429785B1 (en) * 1999-01-08 2002-08-06 Siemens Power Transmission & Distribution Inc. Revenue meter having precision time clock
US6975695B1 (en) 2001-04-30 2005-12-13 Cypress Semiconductor Corp. Circuit for correction of differential signal path delays in a PLL
US6633825B2 (en) * 2001-06-29 2003-10-14 Siemens Power Transmission & Distribution, Inc. Automatic calibration of time keeping for utility meters
US6639413B2 (en) 2001-07-06 2003-10-28 Schweitzer Engineering Laboratories, Inc. System and method for calibration of data in an electric power monitoring system
US6859742B2 (en) * 2001-07-12 2005-02-22 Landis+Gyr Inc. Redundant precision time keeping for utility meters
US7369950B2 (en) 2003-02-07 2008-05-06 Power Measurement Ltd. System and method for power quality analytics
US7272201B2 (en) 2003-08-20 2007-09-18 Schweitzer Engineering Laboratories, Inc. System for synchronous sampling and time-of-day clocking using an encoded time signal
US7398411B2 (en) 2005-05-12 2008-07-08 Schweitzer Engineering Laboratories, Inc. Self-calibrating time code generator

Also Published As

Publication number Publication date
CA2604080A1 (en) 2007-07-05
WO2007076097A2 (en) 2007-07-05
CA2604080C (en) 2014-02-11
US20070150214A1 (en) 2007-06-28
US7698582B2 (en) 2010-04-13
WO2007076097A3 (en) 2008-05-02

Similar Documents

Publication Publication Date Title
MX2007013193A (en) Apparatus and method for compensating digital input delays in an intelligent electronic device.
TW200629282A (en) Method and apparatus for high-speed input sampling
JP2008525761A5 (en)
WO2007106766A3 (en) Signaling system with adaptive timing calibration
DE60315165D1 (en) METHOD AND DEVICE FOR ADJUSTING AND COMPENSATING READING DATA IN A HIGH-SPEED DRAM
WO2004093339A8 (en) Apparatus for and method of making pulse-shape measurements
WO2009071686A3 (en) Global navigation receiver
WO2000008800A3 (en) Synchronizing source-synchronous links in a switching device
WO2008030692A3 (en) Systems for and methods of assessing urinary flow rate via sound analysis
US20070046514A1 (en) Asynchronous sample rate correction by time domain interpolation
Włodarczyk et al. Multi-channel data acquisition system with absolute time synchronization
TW200601835A (en) Method and related system for detecting advertising by integrating results based on different detecting rules
EP3907886A3 (en) Methods and apparatus for data synchronization in systems having multiple clock and reset domains
EP1111836A3 (en) Circuit and system for extracting data
EP1189478A3 (en) Self-healing apparatus and method of optical receiver
TW200625062A (en) Methods and systems for a reference clock
TW200733109A (en) Digital temperature detection circuit for semiconductor device
EP1056084A3 (en) Data decoding apparatus and data decoding method
AU2986499A (en) Circuit and method for specifying performance parameters in integrated circuits
TW200603619A (en) Interference detecting circuit for use in ATSC system and method thereof
ES2020410A6 (en) Electronic method and circuit for analyzing analog signals
GB0418357D0 (en) Gps receiver and related method and apparatus
EP1187372A3 (en) Apparatus and method for bit rate control of optical receiver
EP2287845A3 (en) Information recording apparatus
US20040104749A1 (en) Method and circuit for synchronizing signals

Legal Events

Date Code Title Description
FG Grant or registration