MX170084B - PERIPHERAL CONTROLLER AND INTERFACE ADAPTER - Google Patents

PERIPHERAL CONTROLLER AND INTERFACE ADAPTER

Info

Publication number
MX170084B
MX170084B MX1388288A MX1388288A MX170084B MX 170084 B MX170084 B MX 170084B MX 1388288 A MX1388288 A MX 1388288A MX 1388288 A MX1388288 A MX 1388288A MX 170084 B MX170084 B MX 170084B
Authority
MX
Mexico
Prior art keywords
adapter
main memory
dma
transfer
data
Prior art date
Application number
MX1388288A
Other languages
Spanish (es)
Inventor
John L Mcnamara
Arthur M Douglass
Richard P Lewis
John A Klashka
S L Kaufman
Krzsztof A Kowal
Original Assignee
Honeywell Bull
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull filed Critical Honeywell Bull
Priority to MX1388288A priority Critical patent/MX170084B/en
Publication of MX170084B publication Critical patent/MX170084B/en

Links

Abstract

La presente invención se refiere a en un sistema de computación que comprende un sistema de barra colectora, una memoria principal conectada al sistema de barra colectora, y una pluralidad de dispositivos conectados a dicha barra colectora, el sistema, además, comprende un controlador acoplado al sistema de barra colectora para transferir datos entre cada uno de los múltiples dispositivos periféricos y la memoria principal por medio de operaciones de acceso de memoria directa (DMA) y un adaptador, que tiene una memoria intermedia conectada entre cada uno de los dispositivos periféricos y el controlador; el controlador comprende un controlador de secuencias para responder a una señal de demanda de cada uno de los adaptadores múltiples para generar una solicitud individual DMA para la transferencia DMA de una cantidad limitada de datos entre la memoria principal y el adaptador; y, cada adaptador incluye medios para generar una señal de demanda solamente cuando la memoria intermedia del adaptador preparada para dar servicio a la transferencia DMA de una cantidad limitada de datos, y medios para responder a la solicitud de una transferencia DMA entre la memoria principal y el adaptador para que transfiera dicha cantidad limitada de datos durante dicha solicitud.The present invention relates to in a computing system comprising a busbar system, a main memory connected to the busbar system, and a plurality of devices connected to said busbar, the system, furthermore, comprises a controller coupled to the busbar system to transfer data between each of the multiple peripheral devices and the main memory by means of direct memory access (DMA) operations and an adapter, which has a buffer memory connected between each of the peripheral devices and the controller; the controller comprises a sequence controller to respond to a demand signal from each of the multiple adapters to generate an individual DMA request for the DMA transfer of a limited amount of data between main memory and the adapter; and, each adapter includes means for generating a demand signal only when the adapter's buffer ready to service the DMA transfer of a limited amount of data, and means for responding to the request for a DMA transfer between main memory and the adapter to transfer said limited amount of data during that request.

MX1388288A 1988-11-21 1988-11-21 PERIPHERAL CONTROLLER AND INTERFACE ADAPTER MX170084B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
MX1388288A MX170084B (en) 1988-11-21 1988-11-21 PERIPHERAL CONTROLLER AND INTERFACE ADAPTER

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
MX1388288A MX170084B (en) 1988-11-21 1988-11-21 PERIPHERAL CONTROLLER AND INTERFACE ADAPTER

Publications (1)

Publication Number Publication Date
MX170084B true MX170084B (en) 1993-08-06

Family

ID=19742149

Family Applications (1)

Application Number Title Priority Date Filing Date
MX1388288A MX170084B (en) 1988-11-21 1988-11-21 PERIPHERAL CONTROLLER AND INTERFACE ADAPTER

Country Status (1)

Country Link
MX (1) MX170084B (en)

Similar Documents

Publication Publication Date Title
AU560049B2 (en) Interchangeable interface circuitry
EP0115454A3 (en) Bus for data processing system with fault cycle operation
MX173460B (en) DYNAMIC BUS BAR ARBITRATION, WITH TRANSFER SHARING EACH CYCLE
EP1197830A3 (en) Integrated circuit I/O using a high performance bus interface
BR0011149A (en) Method for determining the physical structure of subscriber lines, qualifying a subscriber line for a data service, providing a data service and a data storage device
SE9002703D0 (en) DEVICE ON DISTRIBUTED COMPUTER SYSTEM
CA1272807C (en) Peripheral bus
CA1273433C (en) Diagnostic system
IT8423376A1 (en) Vital interface system for railway signaling
GB1512263A (en) Interface unit for data processing system
KR900000776A (en) Peripheral controller and adapter interface
DE3271135D1 (en) Office system comprising terminals, a data processor and peripheral apparatuses and a switching device for mass data transport between the peripheral apparatuses and a switching device for use in such an office system
ATE89444T1 (en) DIALOG SYSTEM.
DE69612855T2 (en) DATA STORAGE DEVICE
MX170084B (en) PERIPHERAL CONTROLLER AND INTERFACE ADAPTER
MX171361B (en) APPARATUS FOR HANDLING MULTIPROCESSOR SYSTEMS
AR015135A1 (en) COMMON LINK AND DEVICE DEVICE INCLUDING IT
EP0821311A3 (en) Data processing and communicating system with high throughput peripheral component interconnect bus
NO167173C (en) PROCEDURE FOR AA USED A DATA BUS FOR AA TRANSFER DATA, AND DATA BUS SYSTEM.
IT8467349A1 (en) Device for connecting the casings of two units of a computer system.
MX168285B (en) DATA PROCESSING SYSTEM HAVING A COLLECTOR COMMAND GENERATED BY ONE SUBSYSTEM BY ANOTHER SUBSYSTEM
AR245996A1 (en) Virtual terminal monitored mode
MX168705B (en) SYNCHRONIZATION DEVICE WITH CHANGE OF MULTIPROCESSOR LEVEL
DE69023677D1 (en) DMA transfer for computer system.
ES2128351T3 (en) METHOD AND APPARATUS TO TRANSFER SIGNALING INFORMATION.