KR970057418A - How to Perform Auto Fine Tuning - Google Patents

How to Perform Auto Fine Tuning Download PDF

Info

Publication number
KR970057418A
KR970057418A KR1019950060392A KR19950060392A KR970057418A KR 970057418 A KR970057418 A KR 970057418A KR 1019950060392 A KR1019950060392 A KR 1019950060392A KR 19950060392 A KR19950060392 A KR 19950060392A KR 970057418 A KR970057418 A KR 970057418A
Authority
KR
South Korea
Prior art keywords
signal
fine tuning
tuning
channel
outputting
Prior art date
Application number
KR1019950060392A
Other languages
Korean (ko)
Other versions
KR0180951B1 (en
Inventor
유정옥
Original Assignee
서두칠
대우전자부품 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 서두칠, 대우전자부품 주식회사 filed Critical 서두칠
Priority to KR1019950060392A priority Critical patent/KR0180951B1/en
Publication of KR970057418A publication Critical patent/KR970057418A/en
Application granted granted Critical
Publication of KR0180951B1 publication Critical patent/KR0180951B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/50—Tuning indicators; Automatic tuning control
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Receiver Circuits (AREA)
  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)

Abstract

본 발명은 오토 파인 튜닝을 수행하는 방법에 관한 것으로서, 마이크로 컴퓨터는 채널이 선택되면 채널에 해당하는 데이타를 위상 동기 루프에 출력하고, 비디오 신호 처리부로부터 동기 신호가 입력되는지 판단하는 단계와, 상기 단계에서 동기 신호가 입력되면 오토 파인 튜닝 동작을 수행하고 최적 채널 동조 주파수를 위상 동기 루프에 출력하는 단계와, 상기 단계에서 동기 신호가 입력되지 않으면 동기 신호를 서치하고, 동기 신호 서치하는 단계에서 동기 신호를 찾지 못하면 초기의 선택 채널 데이타로 발진 주파수를 위상 동기 루프에 출력하는 단계를 수행함으로써, 기존의 오토 파인 튜닝 회로를 제거할 수 있다.The present invention relates to a method for performing auto fine tuning, wherein, when a channel is selected, the microcomputer outputs data corresponding to the channel to the phase-lock loop, and determines whether a sync signal is input from the video signal processor. Performing a fine tuning operation when the synchronization signal is input in the step of outputting the optimum channel tuning frequency to the phase synchronization loop, searching for the synchronization signal when the synchronization signal is not input in the step, and searching for the synchronization signal in the step If it is not found, it is possible to remove the existing auto fine tuning circuit by performing the step of outputting the oscillation frequency to the phase locked loop with initial selection channel data.

Description

오토 파인 튜닝을 수행하는 방법How to Perform Auto Fine Tuning

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 따른 오토 파인 튜닝을 수행하는 방법을 설명하기 위한 블럭도.3 is a block diagram for explaining a method for performing auto fine tuning according to the present invention.

제4도는 본 발명에 따른 오토 파인 튜닝을 수행하는 방법의 일실시예를 나타낸 순서도.4 is a flowchart illustrating one embodiment of a method for performing auto fine tuning according to the present invention.

Claims (1)

수신된 신호를 동조하기 위한 동조 회로부와, 상기 동조 회로부의 신호를 중간 주파수로 변화하는 믹서와, 상기 믹서에서 출력되는 중간 주파수 신호 중 비디오 신호를 처리하고 오토 파인 튜닝 신호를 마이크로 컴퓨터에 출력하는 비디오 신호 처리부와, 상기 비디오 신호 처리부의 신호에 따라서 오토 파인 튜닝 동작을 수행하는 마이크로 컴퓨터와, 상기 마이크로 컴퓨터의 튜닝 전압을 입력받아 발진 회로부의 국부 발진 주파수를 조절하는 위상 동기 루프로 구성되어 오토 파인 튜닝을 수행하는 방법에 있어서, 채널이 선택되면 채널에 해당하는 데이타를 위상 동기 루프에 출력하고, 비디오 신호 처리부로부터 동기 신호가 입력되는지 판단하는 단계와, 상기 단계에서 동기 신호가 입력되면 오토 파인 튜닝 동작을 수행하고 최적 채널 동조 주파수를 위상 동기 루프에 출력하는 단계와, 상기 단계에서 동기 신호가 입력되지 않으면 동기 신호를 서치하고, 동기 신호 서치하는 단계에서 동기 신호를 찾지 못하면 초기의 선택 채널 데이타로 발진 주파수를 위상 동기 루프에 출력하는 단계를 수행하는 것을 특징으로 하는 오토 파인 튜닝을 수행하는 방법.A tuning circuit section for tuning the received signal, a mixer that changes the signal of the tuning circuit section to an intermediate frequency, and a video processing the video signal among the intermediate frequency signals output from the mixer and outputting an auto fine tuning signal to the microcomputer. Auto Fine Tuning is composed of a signal processing unit, a micro computer performing an auto fine tuning operation according to the signal of the video signal processing unit, and a phase locked loop which receives a tuning voltage of the micro computer and adjusts a local oscillation frequency of an oscillation circuit unit. In the method of performing the step, if the channel is selected, outputting the data corresponding to the channel to the phase-lock loop, and determining whether the synchronization signal is input from the video signal processing unit, and if the synchronization signal is input in this step, the auto fine tuning operation And obtain the optimum channel tuning frequency Outputting to the phase-lock loop, and searching for the sync signal if no sync signal is input in the step; and outputting an oscillation frequency to the phase-lock loop with initial selected channel data if no sync signal is found in the sync-signal search step. A method for performing auto fine tuning, comprising performing steps. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950060392A 1995-12-28 1995-12-28 Method for achieving in the auto fine tuning KR0180951B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950060392A KR0180951B1 (en) 1995-12-28 1995-12-28 Method for achieving in the auto fine tuning

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950060392A KR0180951B1 (en) 1995-12-28 1995-12-28 Method for achieving in the auto fine tuning

Publications (2)

Publication Number Publication Date
KR970057418A true KR970057418A (en) 1997-07-31
KR0180951B1 KR0180951B1 (en) 1999-05-01

Family

ID=19445505

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950060392A KR0180951B1 (en) 1995-12-28 1995-12-28 Method for achieving in the auto fine tuning

Country Status (1)

Country Link
KR (1) KR0180951B1 (en)

Also Published As

Publication number Publication date
KR0180951B1 (en) 1999-05-01

Similar Documents

Publication Publication Date Title
KR910017776A (en) Phase synchronization circuit
KR970019094A (en) A HORIZONTAL OSCILLATOR
KR950022152A (en) Signal processing device having a phase locked loop (PLL) circuit
KR980007645A (en) HDTV's universal clock generator
JPH0897684A (en) Channel selection method for radio receiver and radio receiver using it
KR910015171A (en) Tuning circuit
KR950016274A (en) Automatic fine tuning apparatus of TV and its method
KR930018947A (en) Dual loop PLL circuit
KR970057418A (en) How to Perform Auto Fine Tuning
KR910009071A (en) Frequency synthesizer-type television signal receiver with AFT function and control method thereof
KR950023066A (en) Burst Signal Generation Circuit of Image Processing System
KR950007297A (en) Phase locked loop and how it works
KR920009103A (en) RDS AF high speed processing method
KR860003713A (en) Synchronization Circuit for Oscillator
KR950010352A (en) Frequency Synth Tuning Method
KR950016217A (en) Clock signal generator
KR930008469B1 (en) Window searching frequency synthesis tunning method
KR930015358A (en) PLL circuit
KR100195086B1 (en) Synthesizer circuit of phase locked loop frequency
KR960019971A (en) AFT control method and apparatus
KR920011275A (en) Channel tuning method and apparatus thereof in satellite broadcasting receiver
KR0164554B1 (en) Circuit for detecting video synchronization signal by using horizontal synchronization signal
KR940010711A (en) Video detection circuit
KR970058073A (en) TV with built-in VCO frequency detector
KR960028315A (en) Tuning speed control method of television and its apparatus

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20071205

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee