KR970049597A - Cache system to maintain complex coherency - Google Patents
Cache system to maintain complex coherency Download PDFInfo
- Publication number
- KR970049597A KR970049597A KR1019950057084A KR19950057084A KR970049597A KR 970049597 A KR970049597 A KR 970049597A KR 1019950057084 A KR1019950057084 A KR 1019950057084A KR 19950057084 A KR19950057084 A KR 19950057084A KR 970049597 A KR970049597 A KR 970049597A
- Authority
- KR
- South Korea
- Prior art keywords
- cache
- cache system
- coherency
- caches
- write
- Prior art date
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
본 발명은 개선된 성능 및 코히어런스 유지 기능을 갖는 복합 코히어런시를 유지하는 캐쉬 시스템에 관한 것으로서, 본 발명 복합 코히어런시를 유지하는 캐쉬 시스템은 복수의 프로세서와 상기 복수의 프로세서와 주기억장치 사이에 접속되어 있는 복수의 캐쉬를 구비하여 캐쉬의 코히어런시를 유지하기 위한 자원 소모를 최소화시킬 수 있는 이점이 있다.The present invention relates to a cache system for maintaining complex coherence with improved performance and coherence maintenance. The present invention relates to a cache system for maintaining complex coherency. By providing a plurality of caches connected between the main memory device there is an advantage that can minimize the resource consumption for maintaining the coherency of the cache.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명의 실시예에 의한 복합 코히어런시를 유지하는 캐쉬 시스템의 블럭도이다.1 is a block diagram of a cache system for maintaining complex coherency according to an embodiment of the present invention.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950057084A KR970049597A (en) | 1995-12-26 | 1995-12-26 | Cache system to maintain complex coherency |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950057084A KR970049597A (en) | 1995-12-26 | 1995-12-26 | Cache system to maintain complex coherency |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970049597A true KR970049597A (en) | 1997-07-29 |
Family
ID=66618344
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950057084A KR970049597A (en) | 1995-12-26 | 1995-12-26 | Cache system to maintain complex coherency |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970049597A (en) |
-
1995
- 1995-12-26 KR KR1019950057084A patent/KR970049597A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6105113A (en) | System and method for maintaining translation look-aside buffer (TLB) consistency | |
KR910014814A (en) | Device for maintaining consistency of multiprocessing computer system using virtual cache | |
US5835950A (en) | Self-invalidation method for reducing coherence overheads in a bus-based shared-memory multiprocessor apparatus | |
US7478190B2 (en) | Microarchitectural wire management for performance and power in partitioned architectures | |
EP0301354A2 (en) | Cache consistency protocol for multiprocessor system | |
ATE259081T1 (en) | MULTI-PROCESSOR SYSTEM TEST CIRCUIT | |
DE69231452D1 (en) | Fault-tolerant computer system with processing units that each have at least three computer units | |
ES2196893T3 (en) | DATA TREATMENT SYSTEM WITH NON-UNIFORM MEMORY ACCESS (NUMA) THAT SPECULATIVELY SENDS A READING REQUEST TO A REMOTE TREATMENT NODE. | |
US6360301B1 (en) | Coherency protocol for computer cache | |
US7017025B1 (en) | Mechanism for proxy management of multiprocessor virtual memory | |
KR840006095A (en) | Multiprocessor system with permware | |
Hill et al. | Cache considerations for multiprocessor programmers | |
US6076147A (en) | Non-inclusive cache system using pipelined snoop bus | |
KR970049597A (en) | Cache system to maintain complex coherency | |
Valls et al. | PS-Cache: an energy-efficient cache design for chip multiprocessors | |
KR890005614A (en) | Virtual Memory Control Management System | |
BR9814623A (en) | Coherent, directory-based concealment system | |
Lilja et al. | Improving memory utilization in cache coherence directories | |
EP0533373A2 (en) | Computer system having cache memory | |
KR960032190A (en) | Multiple processors with directory cache in memory modules | |
Kirk | An enhanced snoopy cache design for real-time multi-processing | |
Vianès et al. | A Case for Second-Level Software Cache Coherency on Many-Core Accelerators | |
KR970049517A (en) | Data Transfer Method of ISDN Board in High Speed Medium Computers | |
Mounes-Toussi | Cache memory design and performance issues in shared-memory multiprocessors | |
KR940000990A (en) | Multiprocessor System with Bus Handler |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |