KR970048134U - Video signal cutoff level holding circuit - Google Patents
Video signal cutoff level holding circuitInfo
- Publication number
- KR970048134U KR970048134U KR2019950038775U KR19950038775U KR970048134U KR 970048134 U KR970048134 U KR 970048134U KR 2019950038775 U KR2019950038775 U KR 2019950038775U KR 19950038775 U KR19950038775 U KR 19950038775U KR 970048134 U KR970048134 U KR 970048134U
- Authority
- KR
- South Korea
- Prior art keywords
- video signal
- holding circuit
- level holding
- cutoff level
- signal cutoff
- Prior art date
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019950038775U KR970048134U (en) | 1995-12-07 | 1995-12-07 | Video signal cutoff level holding circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019950038775U KR970048134U (en) | 1995-12-07 | 1995-12-07 | Video signal cutoff level holding circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970048134U true KR970048134U (en) | 1997-07-31 |
Family
ID=60874476
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019950038775U KR970048134U (en) | 1995-12-07 | 1995-12-07 | Video signal cutoff level holding circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970048134U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990086056A (en) * | 1998-05-25 | 1999-12-15 | 김영환 | AC-DC conversion circuit of analog signal detector |
-
1995
- 1995-12-07 KR KR2019950038775U patent/KR970048134U/en active IP Right Grant
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990086056A (en) * | 1998-05-25 | 1999-12-15 | 김영환 | AC-DC conversion circuit of analog signal detector |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69517647T2 (en) | VIDEO SIGNAL PLAYER | |
DE59509187D1 (en) | Signal modification circuit | |
KR970004652A (en) | Video signal clamp circuit | |
DE69418964T2 (en) | Image signal improvement circuit | |
KR970048134U (en) | Video signal cutoff level holding circuit | |
DE69713612D1 (en) | VIDEO SIGNAL PROCESSING | |
DE69622290T2 (en) | Television signal processing | |
FR2757724B1 (en) | SIGNAL SURVEILLANCE CIRCUIT | |
DE59608558D1 (en) | Video signal clamping circuit | |
KR970011562U (en) | Video signal muting circuit | |
KR970007493U (en) | Video signal muting circuit | |
KR960019400U (en) | Sync signal detection circuit | |
KR950028934U (en) | Video signal line discrimination circuit | |
KR950024061U (en) | External video signal level automatic adjustment circuit | |
KR960033045U (en) | Video signal decoding circuit | |
KR970050471U (en) | Video signal output circuit | |
KR960027925U (en) | Video mute circuit | |
KR950028921U (en) | Video signal level stabilization circuit | |
KR970020115U (en) | Video signal mixing circuit | |
KR970015584U (en) | Television time signal | |
SE9402022D0 (en) | Signal receiving circuit | |
KR940027753U (en) | Audio signal selection circuit | |
KR950026023U (en) | Digital signal comparison circuit | |
KR950012710U (en) | Video signal amplification circuit | |
KR960035826U (en) | Audio signal trap circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
NORF | Unpaid initial registration fee |