KR970024893A - Storage device of frame memory and method thereof - Google Patents

Storage device of frame memory and method thereof Download PDF

Info

Publication number
KR970024893A
KR970024893A KR1019950037435A KR19950037435A KR970024893A KR 970024893 A KR970024893 A KR 970024893A KR 1019950037435 A KR1019950037435 A KR 1019950037435A KR 19950037435 A KR19950037435 A KR 19950037435A KR 970024893 A KR970024893 A KR 970024893A
Authority
KR
South Korea
Prior art keywords
frame memory
signal
field
outputting
address
Prior art date
Application number
KR1019950037435A
Other languages
Korean (ko)
Other versions
KR0155910B1 (en
Inventor
박준호
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950037435A priority Critical patent/KR0155910B1/en
Publication of KR970024893A publication Critical patent/KR970024893A/en
Application granted granted Critical
Publication of KR0155910B1 publication Critical patent/KR0155910B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/907—Television signal recording using static stores, e.g. storage tubes or semiconductor memories
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Television Systems (AREA)

Abstract

본 발명은 하나의 화상 저장용 프레임 메모리에 두 개의 필드를 구분하여 저장할 수 있는 프레임 메모리 장치 및 그 방법에 관한 것으로서, 프레임 메모리의 필드를 구분하는 필드 구분 신호를 출력하는 동기 신호 발생부; 어드레스 신호를 출력하는 어드레스 발생부; 상기 어드레스 발생부로부터 출력되는 어드레스 신호와 상기 동기 신호발생부로부터 발생되는 필드 구분 신호를 프레임 신호의 제어에 의해 출력하는 멀티플레서; 및 상기 멀티플레서로부터 출력된 신호를 필드 구분 신호에 의해 필드를 구분하여 저장하는 프레임 메모리를 포함한다.The present invention relates to a frame memory device capable of dividing two fields into one image storage frame memory and a method thereof, comprising: a synchronization signal generator for outputting a field separation signal for separating fields of a frame memory; An address generator for outputting an address signal; A multiplexer for outputting an address signal output from the address generator and a field classification signal generated from the synchronization signal generator by control of a frame signal; And a frame memory configured to store the signals output from the multiplexer by dividing the fields by the field separation signals.

따라서, 상술한 바와 같이 본 발명에 따른 프레임 메모리의 저장방법은 필드 구분 신호를 최상위 비트가 제어되므로 프레임 메모리를 절반으로 나누어 사용하므로 프레임 메모리를 효율적으로 저장할 수 있는 효과를 갖는다.Therefore, as described above, the method of storing the frame memory according to the present invention has an effect of efficiently storing the frame memory because the most significant bit is controlled for the field discrimination signal, so that the frame memory is divided in half.

Description

프레임 메모리의 저장 장치 및 그 방법Storage device of frame memory and method thereof

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제4도는 본 발명에 의한 프레임 메모리 장치를 나타낸 블록도이다.4 is a block diagram showing a frame memory device according to the present invention.

Claims (2)

프레임 메모리에 화상데이커를 저장하는 장치에 있어서, 프레임 메모리의 필드를 구분하는 필드 구분 신호를 출력하는 동기 신호발생부 ; 어드레스 신호를 출력하는 어드레스발생부 ; 상기 어드레스 발생부로부터 출력되는 어드레스 신호와 상기 동기신호 발생부로부터 발생되는 필드 구분 신호를 프레임 신호의 제어에 의해 출력되는 멀티플렉서 ; 및 상기 멀티플렉서로부터 출력된 신호를 필드 구분 신호에 의해 필드를 구분하여 저장하는 프레임 메모리를 포함하는것을 특징으로 하는 프레임 메모리에 화상데이타를 저장하는 장치.An apparatus for storing image data in a frame memory, comprising: a synchronization signal generator for outputting a field separation signal for separating fields of a frame memory; An address generator for outputting an address signal; A multiplexer outputting an address signal output from the address generator and a field discrimination signal generated from the synchronization signal generator by control of a frame signal; And a frame memory configured to store the signals output from the multiplexer by dividing fields by a field discrimination signal. 프레임 메모리에 화상데이타를 저장하는 방법에 있어서, 하나의 필드만을 저장할 것인가를 판단하는 단계 ; 상기 판단단계의 결과로부터 하나의 필드만을 저장할 경우, 필드 구분 신호를 입력하여 하나의 프레임을 두 개로 분할하는 단계 ; 및 상기 두 개로 분할된 단계의 결과로부터 두 개로 구분된 프레임 메모리에 짝수 필드 혹은 홀수 필드를 저장하는 단계를 포함하는 것을 특징으로 하는 프레임 메모리에 화상데이타를 저장하는 방법.A method of storing image data in a frame memory, the method comprising: determining whether to store only one field; Splitting one frame into two by inputting a field discrimination signal when only one field is to be stored from the result of the determination step; And storing the even field or the odd field in two divided frame memories from the result of the two divided steps. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950037435A 1995-10-26 1995-10-26 Frame memory KR0155910B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950037435A KR0155910B1 (en) 1995-10-26 1995-10-26 Frame memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950037435A KR0155910B1 (en) 1995-10-26 1995-10-26 Frame memory

Publications (2)

Publication Number Publication Date
KR970024893A true KR970024893A (en) 1997-05-30
KR0155910B1 KR0155910B1 (en) 1998-11-16

Family

ID=19431505

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950037435A KR0155910B1 (en) 1995-10-26 1995-10-26 Frame memory

Country Status (1)

Country Link
KR (1) KR0155910B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20130087119A (en) 2012-01-27 2013-08-06 삼성전자주식회사 Display drive ic

Also Published As

Publication number Publication date
KR0155910B1 (en) 1998-11-16

Similar Documents

Publication Publication Date Title
KR880008330A (en) Static Ram Precharge System
KR920010639A (en) Detection amplifier for ferroelectric memory and its detection method
KR970051141A (en) Semiconductor memory device with dual bank which can operate simultaneously by single RAS signal
KR890007284A (en) Message FIFO Buffer Controller
KR890007285A (en) FIFO Buffer Controller
KR920020951A (en) Video signal processing device
KR910001771A (en) Semiconductor memory device
KR960015587A (en) Method of controlling the detection process of a synchronous semiconductor memory device and a synchronous dynamic RAM
KR920008660A (en) Image display control device
KR890004307A (en) Video player
KR930004986A (en) VCD subtitle character display device and method
KR850001679A (en) Ultrasound diagnostic device
KR970024893A (en) Storage device of frame memory and method thereof
KR910005141A (en) Image creation device
KR910006909A (en) Display controller
KR960025610A (en) Sound source generator
KR940007678A (en) Addressing device and method for expansion memory
KR950003990A (en) Data Access Circuit of Video Memory
KR970029773A (en) Address distribution method and apparatus
KR910010510A (en) Data line equalization circuit of memory device
KR960042290A (en) Computer input / output configuration setting system and method
KR950024587A (en) Address generator for motion compensation
KR960008839A (en) Memory initializer
KR970031526A (en) A clock-address comparator in a synchronous transmission system
KR960035346A (en) Visual histogram system

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070628

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee