KR970024631A - Encoding and Decoding Method and Circuit - Google Patents

Encoding and Decoding Method and Circuit Download PDF

Info

Publication number
KR970024631A
KR970024631A KR1019950036306A KR19950036306A KR970024631A KR 970024631 A KR970024631 A KR 970024631A KR 1019950036306 A KR1019950036306 A KR 1019950036306A KR 19950036306 A KR19950036306 A KR 19950036306A KR 970024631 A KR970024631 A KR 970024631A
Authority
KR
South Korea
Prior art keywords
coefficient
bits
predetermined number
taking
value obtained
Prior art date
Application number
KR1019950036306A
Other languages
Korean (ko)
Other versions
KR0170205B1 (en
Inventor
장영범
김희수
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950036306A priority Critical patent/KR0170205B1/en
Publication of KR970024631A publication Critical patent/KR970024631A/en
Application granted granted Critical
Publication of KR0170205B1 publication Critical patent/KR0170205B1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/60General implementation details not specific to a particular type of compression
    • H03M7/6017Methods or arrangements to increase the throughput
    • GPHYSICS
    • G10MUSICAL INSTRUMENTS; ACOUSTICS
    • G10LSPEECH ANALYSIS TECHNIQUES OR SPEECH SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING TECHNIQUES; SPEECH OR AUDIO CODING OR DECODING
    • G10L19/00Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis
    • G10L19/02Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis using spectral analysis, e.g. transform vocoders or subband vocoders
    • G10L19/032Quantisation or dequantisation of spectral components

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Linguistics (AREA)
  • Signal Processing (AREA)
  • Health & Medical Sciences (AREA)
  • Audiology, Speech & Language Pathology (AREA)
  • Human Computer Interaction (AREA)
  • Acoustics & Sound (AREA)
  • Multimedia (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

본 발명은 부호화 및 복호화 방법 및 회로를 공개한다. 그 방법은 입력 데이타에 제1계수를 곱한 값과 제 2계수에 1을 더한 값을 더하여 구한 값으로부터 소정수의 비트를 취하여 양자화된 데이타를 구하는 양자화 단계, 및 상기 양자화된 데이타에 제3계수에 1을 더한 값을 더한 값과 제4계수를 곱하여 구한 값으로부터 소정수의 비트를 취하여 역양자화된 데이타를 구하는 역양자화 단계로 구성되어 있다. 또한, 그 회로는 본 방법에 따라서 구현된다. 따라서, 양자화 및 역양자화 과정이 단순화됨으로써 부호화 및 복호화 동작 속도가 개선될수 있다.The present invention discloses an encoding and decoding method and circuit. The method includes a quantization step of obtaining a quantized data by taking a predetermined number of bits from a value obtained by adding an input data multiplied by a first coefficient and a second coefficient plus one, and obtaining quantized data into the quantized data, It consists of an inverse quantization step of obtaining a dequantized data by taking a predetermined number of bits from a value obtained by multiplying a value obtained by adding one and a fourth coefficient. In addition, the circuit is implemented according to the present method. Accordingly, the encoding and decoding operation speed can be improved by simplifying the quantization and dequantization processes.

Description

부호화 및 복호화 방법 및 회로Encoding and Decoding Method and Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제4도는 본 발명의 양자화 과정을 설명하기 위한 것,4 is for explaining the quantization process of the present invention,

제5도는 본 발명의 역양자화 과정을 설명하기 위한 것이다.5 is for explaining the dequantization process of the present invention.

Claims (6)

입력 데이타에 제1계수를 곱한 값과 제2계수에 1을 더한 값을 더하여 구한 값으로부터 소정수의 비트를 취하여 양자화된 데이타를 구하는 양자화 단계 ; 및 상기 양자화된 데이타에 제4계수에 1을 더한 값을 더한 값과 제3계수를 곱하여 구한 값으로부터 소정수의 비트를 취하여 역양자화된 데이타를 구하는 역양자화 단계를 구비한 것을 특징으로 하는 부호화 및 복호화방법.A quantization step of obtaining quantized data by taking a predetermined number of bits from a value obtained by adding an input data multiplied by a first coefficient and a second coefficient plus one; And an inverse quantization step of obtaining dequantized data by taking a predetermined number of bits from the value obtained by multiplying the quantized data by adding a fourth coefficient and a third coefficient and a third coefficient. Decryption method. 입력 데이타에 제1계수를 곱한 값과 제2계수에 1을 더한 값을 더하여 구한 값으로 부터 소정수의 비트를 취하여 양자화된 데이타를 구하는 양자화기 ; 및 상기 양자화된 데이타에 제4계수에 1을 더한 값을 더한 값과 제3계수를 구한 값으로부터 소정수의 비트를 취하여 역양자화된 데이타를 구하는 역양자화기를 구비한 것을 특징으로 하는 부호화 및 복호화 회로.A quantizer which obtains quantized data by taking a predetermined number of bits from the value obtained by multiplying the input data by a first coefficient and a second coefficient plus one; And an inverse quantizer for obtaining inverse quantized data by taking a predetermined number of bits from the value obtained by adding one to a fourth coefficient and a third coefficient to the quantized data. . 입력 데이타에 제1계수를 곱한 값과 제2계수에 1을 더한 값을 더하여 구한 값으로 부터 소정수의 비트를 취하여 양자화된 데이타를 구하는 양자화 단계 ; 및 상기 양자화된 데이타의 최상위 비트를 반전한 값에 제3계수를 더한 값과 제4계수를 곱한 값으로 부터 소정수의 비트를 취하여 역양자화된 데이타를 구하는 역양자화 단계를 구비한 것을 특징으로 하는 부호화 및 복호화방법.A quantization step of obtaining quantized data by taking a predetermined number of bits from an input data obtained by multiplying a first coefficient and a second coefficient by adding one; And an inverse quantization step of obtaining dequantized data by taking a predetermined number of bits from a value obtained by multiplying a third coefficient by a value obtained by inverting a most significant bit of the quantized data and a fourth coefficient. Encoding and Decoding Method. 입력 데이타에 제1계수를 곱한 값과 제2계수를 더한 값으로 부터 소정수의 비트를 취하여 상기 소정수의 비트의 최상위 비트를 반전하여 양자화된 데이타를 구하는 양자화 단계 ; 및 상기 양자화된 데이타에 제4계수에 1을 더한 값을 더한 값과 제3계수를 곱하여 구한 값으로 부터 소정수의 비트를 취하여 역양자화된 데이타를 구하는 역양자화 단계를 구비한 것을 특징으로 하는 부호화 및 복호화 방법.A quantization step of obtaining a quantized data by taking a predetermined number of bits from input data multiplied by a first coefficient and a second coefficient, and inverting most significant bits of the predetermined number of bits; And an inverse quantization step of obtaining inverse quantized data by taking a predetermined number of bits from the value obtained by multiplying the quantized data by adding a fourth coefficient and a third coefficient and a third coefficient. And decryption method. 입력 데이타에 제1계수를 곱한 값과 제2계수에 1을 더한 값을 더하여 구한 값으로 부터 소정수의 비트를 취하여 양자화된 데이타를 구하는 양자화기 ; 및 상기 양자화된 데이타의 최상위 비트를 반전한 값에 제3계수를 더한 값과 제4계수를 곱한 값으로 부터 소정수의 비트를 취하여 역양자화된 데이타를 구하는 역양자화기를 구비한 것을 특징으로 하는 부호화 및 복호화 회로.A quantizer which obtains quantized data by taking a predetermined number of bits from the value obtained by multiplying the input data by a first coefficient and a second coefficient plus one; And an inverse quantizer which obtains dequantized data by taking a predetermined number of bits from a value obtained by multiplying a third coefficient by a value obtained by inverting a most significant bit of the quantized data and a fourth coefficient. And decryption circuitry. 입력 데이타에 제1계수를 곱한값과 제2계수를 더한 값으로부터 소정수의 비트를 취하여 상기 소정수의 비트의 최상위 비트를 반전하여 양자화된 데이타를 구하는 양자화기 ; 및 상기 양자화된 데이타에 제4계수에 1을 더한 값을 더한 값과 제3계수를 곱하여 구한 값으로 부터 소정수의 비트를 취하여 역양자화된 데이타를 구하는 역양자화기를 구비한 것을 특징으로 하는 부호화 및 복호화 회로.A quantizer that obtains quantized data by taking a predetermined number of bits from input data multiplied by a first coefficient and a second coefficient, and inverting most significant bits of the predetermined number of bits; And an inverse quantizer for obtaining inverse quantized data by taking a predetermined number of bits from the value obtained by multiplying the quantized data by adding a fourth coefficient and a third coefficient and a third coefficient. Decryption circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950036306A 1995-10-20 1995-10-20 Coding and decoding method and the circuit thereof KR0170205B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950036306A KR0170205B1 (en) 1995-10-20 1995-10-20 Coding and decoding method and the circuit thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950036306A KR0170205B1 (en) 1995-10-20 1995-10-20 Coding and decoding method and the circuit thereof

Publications (2)

Publication Number Publication Date
KR970024631A true KR970024631A (en) 1997-05-30
KR0170205B1 KR0170205B1 (en) 1999-03-30

Family

ID=19430762

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950036306A KR0170205B1 (en) 1995-10-20 1995-10-20 Coding and decoding method and the circuit thereof

Country Status (1)

Country Link
KR (1) KR0170205B1 (en)

Also Published As

Publication number Publication date
KR0170205B1 (en) 1999-03-30

Similar Documents

Publication Publication Date Title
DK1467491T3 (en) Arithmetical coding of transform coefficients
KR880004657A (en) Bit transmission rate reduction method and circuit device
EP1571755A3 (en) Method and apparatus for arithmetic coding and decoding with initialisation of a probability model
KR960700570A (en) Signal encoding apparatus, signal decoding apparatus, signal decoding apparatus, recording medium, and signal encoding method
KR960016539A (en) Variable length decoding device using relative structure
KR970002582A (en) Data accumulation, output device
KR930003574A (en) Digital video signal decoding device
BR9812614A (en) Decoder circuit for decoding a frequency-encoded signal in at least two data states, process control instrument, and, process for decoding an encoded signal
KR920006843A (en) Semiconductor computing device
KR970024631A (en) Encoding and Decoding Method and Circuit
KR920009094A (en) Digital signal processing device
KR960706169A (en) Method and Apparatus for Encoding
KR970014288A (en) Intra DC coefficient decoding device for video signal decoding system
KR960016547A (en) Inverse quantizer
KR970071252A (en) How to decode image data
KR920005510A (en) English input method using numeric keys
KR910014791A (en) How to handle kisscan cords with terminal set-up mode
KR960033122A (en) Inverse quantization circuit
KR940003385A (en) Variable Variable Coding Method for Digital Video Signals
KR950022189A (en) Bitwise Variable Length Encoding Method for Data Compression
KR940025191A (en) Variable length coding method
JP2003274398A (en) Image encoding device
KR880006871A (en) Video receiving system for telephone
KR950022303A (en) Transmission Code Reduction Method and Circuit of Voice Codec
KR970031655A (en) TELEPHONE FOR VISUAL DISORDER

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060928

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee