KR970004888B1 - Method for controlling double scsi adapter at a time in full electronic switching system - Google Patents
Method for controlling double scsi adapter at a time in full electronic switching system Download PDFInfo
- Publication number
- KR970004888B1 KR970004888B1 KR1019940010339A KR19940010339A KR970004888B1 KR 970004888 B1 KR970004888 B1 KR 970004888B1 KR 1019940010339 A KR1019940010339 A KR 1019940010339A KR 19940010339 A KR19940010339 A KR 19940010339A KR 970004888 B1 KR970004888 B1 KR 970004888B1
- Authority
- KR
- South Korea
- Prior art keywords
- command
- standby
- operating system
- scsi adapter
- standby side
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 8
- 238000012423 maintenance Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q1/00—Details of selecting apparatus or arrangements
- H04Q1/18—Electrical details
- H04Q1/30—Signalling arrangements; Manipulation of signalling currents
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Hardware Redundancy (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
내용 없음.No content.
Description
제1도는 전전자 교환기의 이중화된 운영 및 유지보수 프로세서부의 하드웨어 구성도.1 is a hardware diagram of the redundant operation and maintenance processor of the electronic switchboard.
제2도는 종래 기술의 이중화된 SCSI 어뎁터 제어 방법을 나타낸 흐름도.2 is a flowchart illustrating a method of controlling a redundant SCSI adapter of the prior art.
제3도는 본 발명의 실시예를 나타내는 제어 흐름도.3 is a control flow diagram illustrating an embodiment of the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1 : 이중화부 2 : 프로세서부1: redundancy unit 2: processor unit
3 : 메모리 장치 4 : SCSI어뎁터3: memory device 4: SCSI adapter
본 발명은 전전자 교환기의 이중화된 운영 및 유지보수 프로세서에 있어서, 특히 액티브(active)측과 스탠바이(standby)측의 SCSI 어뎁터를 동시에 활용할 수 있도록 한 이중화된 SCSI(Small Computer System Interface) 어뎁터 동시 제어방법에 관한 것이다.The present invention provides simultaneous control of redundant small computer system interface (SCSI) adapters, which enables simultaneous utilization of active and standby SCSI adapters in redundant operation and maintenance processors of an electronic switchboard. It is about a method.
일반적으로 전전자 교환기의 운영 및 유지 보수 프로세서부는 제1도에 나타난 바와 같이 프로세서의 이중화를 담당하는 이중화부(1)와, 운영 체계와 운영 블럭이 실행되고 있는 프로세서부(2), 및 SCSI 케이블(3a)을 통해 외부의 메모리 장치(3)와 인터페이스 기능을 수행하는 SCSI 어뎁터(4)로 구성되며 액티브측과 스탠바이측으로 이중화되어 있다.In general, the operation and maintenance processor of the electronic switchboard, as shown in FIG. 1, is provided with a redundancy unit 1 for redundancy of the processor, a processor unit 2 on which an operating system and an operating block are executed, and a SCSI cable. It consists of the SCSI adapter 4 which performs an interface function with the external memory device 3 via (3a), and is duplicated to an active side and a standby side.
상기와 같이 구성된 운영 및 유지 보수 프로세서부를 제어하는데 있어서, 종래에는 어느 한쪽이 액티브 상태(11) 프로세서부(2)가 운영체계에 관련된 제어 명령을 상기 SCSI 어뎁터(4)로 출력하면(12) 상기 SCSI 어뎁터(4)는 프로세서부(2)의 제어 명령에 의해 상기 메모리 장치(3)의 데이타를 억세스(access) 하는(13) 하면, 다른 한쪽은 스탠 바이 상태를 유지하다가(14) 액티브측에 이상이 발생되면 액티브 상태로 전환하여 상기와 같은 동작을 수행한다.In controlling the operation and maintenance processor unit configured as described above, in the related art, when one of the active state 11 processor unit 2 outputs a control command related to an operating system to the SCSI adapter 4 (12), When the SCSI adapter 4 accesses 13 data of the memory device 3 by a control command of the processor unit 2, the SCSI adapter 4 maintains a standby state (14). If an error occurs, the operation is switched to the active state to perform the above operation.
따라서 스탠 바이중인 프로세서의 과다 발생으로 인하여 하드웨어 원가에 대한 상대적 성능이 비효율적인 문제점이 있었다.Therefore, there is a problem that the relative performance with respect to hardware cost is inefficient due to excessive generation of the standby processor.
본 발명은 상기 문제점을 해결하기 위하여 안출한 것으로, 스탠 바이중인 프로세서를 최대한 활용하여 효율성을 향상시킬 수 있는 전전자 교환기의 이중화된 SCSI 어뎁터 동시 제어방법을 제공함에 그 목적이 있다.The present invention has been made to solve the above problems, and an object of the present invention is to provide a dual SCSI adapter simultaneous control method of the electronic switchboard which can improve the efficiency by maximizing the standby processor.
이하 첨부된 도면을 참조하여 본 발명을 상세히 설명한다.Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.
먼저, 현재 상태가 액티브 상태이면(101) 상기 프로세스부(2)로부터 운영 체계와 관련된 명령을 수신하여(102) 수신한 운영 체계 관련 명령이 스탠 바이측에서 수행이 가능한 것인지를 체크하고(103) 스탠 바이측에서 수행할 수 없는 명령이면 액티브측에서 직접 메모리 장치(3)의 데이타를 억세스한다(104)First, if the current state is an active state (101) receives a command related to the operating system from the process unit (102) and checks whether or not the received operating system-related commands can be performed on the standby side (103) If the command cannot be performed on the standby side, the active side directly accesses the data in the memory device 3 (104).
그러나 스탠 바이측에서 수행할 수 있는 명령이면(103) 스탠 바이 측에 명령을 전송하는 상태로 전환하고(105) 스탠 바이측과 버스 중재를 시도하여(106) 버스 중재가 성공하면(107) 호스트 모드(host mode)로 동작하여 스탠 바이측에 수행할 명령을 전송한 후(108) 버스를 해제하고(109) 대기 상태로 돌입하여 액티브측의 프로세스부(2)로부터 운영 체계와 관련된 명령이나 스탠 바이측으로부터 명령 완료 신호가 수신되기를 기다리지만(110) 상기 107과정에서 버스 중재에 실패하면 상기 104과정을 실행한다.However, if it is a command that can be performed on the standby side (103), it is switched to transmitting a command to the standby side (105) and attempts to mediate the bus with the standby side (106) and if the bus arbitration succeeds (107) After operating in the host mode and transmitting a command to be performed to the standby side (108), the bus is released (109), and the standby state is entered. While waiting for the command completion signal to be received from the buy side (110), if the bus arbitration fails in step 107, step 104 is executed.
또한 상기 101과정에서 현재 상태가 스탠 바이 상태이면 액티브측으로부터 운영 체계와 관련된 명령이 전송되어 오기를 기다리다(111) 명령이 수신되면(112) 이를 수행하고 명령 수행이 완료되면(113) 액티브측에 명령 수행을 완료했음을 알린다(114).In operation 101, when the current state is a standby state, the processor waits for a command related to the operating system to be transmitted from the active side (111) when the command is received (112). Inform 114 that command execution has been completed.
액티브측에서는 스탠 바이측에서 명령 완료 신호가 전송되어 오면 상기 101과정으로 리턴한다(115).The active side returns to step 101 when the command completion signal is transmitted from the standby side (115).
상기한 바와 같이 본 발명은 확보된 하드 웨어중에서 스탠 바이측의 프로세서를 최대한 활용하여 액티브측의 로드(load)를 덜어주고 하드웨어적 효율을 향상시킬 수 있는 효과가 있다.As described above, the present invention has the effect of reducing the load on the active side and improving hardware efficiency by maximizing the standby side processor among the secured hardware.
Claims (2)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019940010339A KR970004888B1 (en) | 1994-05-12 | 1994-05-12 | Method for controlling double scsi adapter at a time in full electronic switching system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019940010339A KR970004888B1 (en) | 1994-05-12 | 1994-05-12 | Method for controlling double scsi adapter at a time in full electronic switching system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR950035482A KR950035482A (en) | 1995-12-30 |
| KR970004888B1 true KR970004888B1 (en) | 1997-04-08 |
Family
ID=19382903
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019940010339A KR970004888B1 (en) | 1994-05-12 | 1994-05-12 | Method for controlling double scsi adapter at a time in full electronic switching system |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR970004888B1 (en) |
-
1994
- 1994-05-12 KR KR1019940010339A patent/KR970004888B1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR950035482A (en) | 1995-12-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100258079B1 (en) | Simultaneous write redundancy by memory bus expansion in tightly coupled fault-tolerant systems | |
| JPS59106056A (en) | Failsafe type data processing system | |
| KR970004888B1 (en) | Method for controlling double scsi adapter at a time in full electronic switching system | |
| JP2993337B2 (en) | Double bus control method | |
| JP3760278B2 (en) | Multiplexing system | |
| KR100297252B1 (en) | Apparatus for data mirroring among duplicated processor board | |
| KR950022612A (en) | Error detection device and processing method on redundancy board of redundancy device | |
| KR100377931B1 (en) | Control System and Method of Redundancy System | |
| KR100431467B1 (en) | System of Duplicating between Two Processors and Managing Method thereof | |
| JP3107182B2 (en) | Redundant storage device | |
| KR100319782B1 (en) | Method of maintaining the consistent data access on a storage in processors duplex-controlled, sharing the storage physically | |
| KR960010878B1 (en) | Redundancy system | |
| KR930011203B1 (en) | I / O equipment matching device of redundant processor system | |
| JPS6343771B2 (en) | ||
| JP2002063047A (en) | Doubling system switching device and switching method therefor | |
| JP2504515B2 (en) | Test channel instruction execution control method | |
| JPS60136452A (en) | Stand-by switching control system | |
| JPS6119060B2 (en) | ||
| KR0136392B1 (en) | Dual copy method and apparatus thereof in a redundant system | |
| JPS6286448A (en) | Memory device | |
| JPS62160540A (en) | Duplex information processor | |
| KR19990047714A (en) | Redundancy Control Device for Auxiliary Memory | |
| KR20000042962A (en) | Method for processing data of duplexing cpu | |
| KR20000005448U (en) | Processor redundancy system | |
| JPH0659923A (en) | Redundant system using CPU |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19940512 |
|
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19940512 Comment text: Request for Examination of Application |
|
| PG1501 | Laying open of application | ||
| G160 | Decision to publish patent application | ||
| PG1605 | Publication of application before grant of patent |
Comment text: Decision on Publication of Application Patent event code: PG16051S01I Patent event date: 19970228 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 19970627 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 19970724 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 19970724 End annual number: 3 Start annual number: 1 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |