KR960042361A - Monitor device for central processing unit data - Google Patents
Monitor device for central processing unit data Download PDFInfo
- Publication number
- KR960042361A KR960042361A KR1019950014095A KR19950014095A KR960042361A KR 960042361 A KR960042361 A KR 960042361A KR 1019950014095 A KR1019950014095 A KR 1019950014095A KR 19950014095 A KR19950014095 A KR 19950014095A KR 960042361 A KR960042361 A KR 960042361A
- Authority
- KR
- South Korea
- Prior art keywords
- bit length
- data
- processing unit
- central processing
- sampling
- Prior art date
Links
Landscapes
- Communication Control (AREA)
Abstract
데이타 처리 단위의 비트 길이(8 비트 길이)의 2배의 비트 길이(16 비트 길이)의 데이타를 데이타 처리 단위의 비트 길이의 데이타로 분할하여 처리하고, 분할된 상위측 데이타와 하위측 데이타와의 어드레스 순서가 다른 복수의 중앙처리장치에서, 내부 데이타를 샘플링하여 모니터하는 경우에, 하나의 모니터 장치로 대응가능하도록 한다. 샘플링 단위를 중앙처리장치에 있어서의 데이타 처리 단위 비트 길이(8 비트 길이)와 그의 2배인 비트 길이(16 비트 길이)와에 전환이 가능하게 한다 (S3,S7). 또, 상기 2배의 비트 길이(16 비트 길이)의 샘플링 단위로 샘플링된 데이타의 상위측과 하위측과의 교체유무를 전환 가능하게 한다(S4,S5,S8,S9).The data of the bit length (16 bit length) twice the bit length (8 bit length) of the data processing unit is divided into the bit length data of the data processing unit and processed. In a plurality of CPUs having different address orders, when monitoring and sampling internal data, it is possible to cope with one monitor device. The sampling unit can be switched between the data processing unit bit length (8 bit length) and the double bit length (16 bit length) in the central processing unit (S3, S7). In addition, it is possible to switch between the upper side and the lower side of the sampled data in the double bit length (16 bit length) sampling unit (S4, S5, S8, S9).
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명의 구성을 보인 기능 블록도, 제2도는 본 발명의 일실시례를 보인 시스템도.1 is a functional block diagram showing the configuration of the present invention, Figure 2 is a system diagram showing an embodiment of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950014095A KR960042361A (en) | 1995-05-31 | 1995-05-31 | Monitor device for central processing unit data |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950014095A KR960042361A (en) | 1995-05-31 | 1995-05-31 | Monitor device for central processing unit data |
Publications (1)
Publication Number | Publication Date |
---|---|
KR960042361A true KR960042361A (en) | 1996-12-21 |
Family
ID=66525381
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950014095A KR960042361A (en) | 1995-05-31 | 1995-05-31 | Monitor device for central processing unit data |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960042361A (en) |
-
1995
- 1995-05-31 KR KR1019950014095A patent/KR960042361A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR860006743A (en) | Data processing systems | |
KR980700612A (en) | A METHOD AND ANAPPARATUS FOR ENABLING A PROCESSOR TO ACCESS AN EXTERNAL COMPONENT THROUGH A PRIVATE BUS OR A SHARED BUS by allowing the processor to access external components via a dedicated or shared bus | |
KR870005316A (en) | Information data output device of power system | |
DE577811T1 (en) | PHYSICAL SECURITY DEVICE FOR COMPUTERS. | |
KR920001316A (en) | Information processing device | |
FR2701120B1 (en) | Memory test device. | |
KR910012962A (en) | DMA controller | |
KR950001504A (en) | Method and apparatus for a user of a data processing system to loosely group sliders on an interface | |
KR880005511A (en) | Multiprocessor system and coprocessor used for it | |
KR920015910A (en) | Operation circuit | |
KR940015805A (en) | Bus with central processing unit (CPU) core optimized for access to on-chip memory devices | |
KR850002907A (en) | CPU micro branch structure | |
KR910008730A (en) | Semiconductor memory | |
KR870011802A (en) | Signal processing unit | |
KR910015178A (en) | Image data processing device | |
KR960024986A (en) | Information processing device | |
KR960042361A (en) | Monitor device for central processing unit data | |
DE19780474T1 (en) | Device for decoding video data | |
KR910005208A (en) | Learning device | |
DE69128649T2 (en) | ELECTRODE STRUCTURE FOR AN ELECTROPHORETIC DISPLAY DEVICE. | |
KR970055599A (en) | Transmission data organization | |
DE69527933D1 (en) | DATA PROCESSING SYSTEM WITH DATA PROCESSING UNITS AND AN EXTENSION DEVICE | |
KR920004950A (en) | Computer terminal with multiport function | |
KR980007338A (en) | Communication device between processor and device of electronic switchboard | |
KR960025080A (en) | Serial interface I / O device with first in, first out |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |