KR960028501A - Variable bit rate decoding device - Google Patents
Variable bit rate decoding device Download PDFInfo
- Publication number
- KR960028501A KR960028501A KR1019940040654A KR19940040654A KR960028501A KR 960028501 A KR960028501 A KR 960028501A KR 1019940040654 A KR1019940040654 A KR 1019940040654A KR 19940040654 A KR19940040654 A KR 19940040654A KR 960028501 A KR960028501 A KR 960028501A
- Authority
- KR
- South Korea
- Prior art keywords
- buffer
- video
- audio
- bit stream
- input buffer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/134—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or criterion affecting or controlling the adaptive coding
- H04N19/146—Data rate or code amount at the encoder output
- H04N19/152—Data rate or code amount at the encoder output by measuring the fullness of the transmission buffer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/30—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using hierarchical techniques, e.g. scalability
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Communication Control (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
본 발명은 가변 비트율 복호화장치에 관한 것으로서, MPEG 시스템 계층 비트 스트림을 일시적으로 저장하는 입력버퍼와, 입력버퍼로 부터 출력되는 비트 스트림을 비디오 비트 스트림과 오디오 비트 스트림으로 구분하여 출력하는 시스템 계층 디코더와, 시스템 계층 디코더로 부터 출력되는 비디오 및 오디오 비트 스트림을 일시적으로 저장한 후 소정의 전송속도로 전송하는 비디오 버퍼 및 오디오 버퍼와, 비디오 버퍼 및 오디오 버퍼로 부터 출력되는 비트 스트림을 복호화하여 디지탈 비디오 및 오디오 신호로 각각 출력하는 오디오 디코더 및 비디오 디코더와, 입력버퍼의 상태 점검 및 전송단으로의 데이타 요구신호 발생, 비디오 버퍼 및 오디오 버퍼의 전송속도 결정 등의 기능을 행하는 버퍼제어부로 구성된다.The present invention relates to a variable bit rate decoding apparatus, comprising: an input buffer for temporarily storing an MPEG system layer bit stream, a system layer decoder for dividing and outputting a bit stream output from the input buffer into a video bit stream and an audio bit stream; The video buffer and audio buffer temporarily store the video and audio bit stream output from the system layer decoder and transmit the data stream at a predetermined transmission rate, and the digital video and the decoder decode the bit stream output from the video buffer and audio buffer. An audio decoder and a video decoder for outputting audio signals, respectively, and a buffer control unit for performing functions such as checking the status of the input buffer, generating a data request signal to the transmitting end, and determining transmission speeds of the video buffer and the audio buffer.
따라서, 주기적인 입력버퍼 점검과 비트율에 따른 전송률의 변경을 통하여 가변 비트율 복호화 시스템에서의 오버플로우 및 언더플로우 현상을 방지할 수 있어 안정적인 시스템 동작이 보장된다.Therefore, it is possible to prevent overflow and underflow in the variable bit rate decoding system by periodically checking the input buffer and changing the bit rate according to the bit rate, thereby ensuring stable system operation.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명에 의한 가변 비트율 복호화장치의 구성을 나타낸 블럭도. 제3도는 제2도에 도시된 버퍼 제어부의 구성도. 제4도는 가변 비트율 복호화장치에 입력되는 ISO 11172 비트 스트림의 구성도.2 is a block diagram showing the configuration of a variable bit rate decoding apparatus according to the present invention. 3 is a configuration diagram of the buffer control unit shown in FIG. 4 is a configuration diagram of an ISO 11172 bit stream input to a variable bit rate decoding apparatus.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940040654A KR100238261B1 (en) | 1994-12-31 | 1994-12-31 | Apparatus for decoding of variable bit rate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940040654A KR100238261B1 (en) | 1994-12-31 | 1994-12-31 | Apparatus for decoding of variable bit rate |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960028501A true KR960028501A (en) | 1996-07-22 |
KR100238261B1 KR100238261B1 (en) | 2000-01-15 |
Family
ID=19406265
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940040654A KR100238261B1 (en) | 1994-12-31 | 1994-12-31 | Apparatus for decoding of variable bit rate |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100238261B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100490403B1 (en) * | 2002-05-04 | 2005-05-17 | 삼성전자주식회사 | Method for controlling buffering of audio stream and apparatus thereof |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101390192B1 (en) | 2008-01-17 | 2014-04-29 | 삼성전자주식회사 | Transmission apparatus and receiving apparatus of video trasmission system, and buffer control method thereof |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR960008470B1 (en) * | 1994-01-18 | 1996-06-26 | Daewoo Electronics Co Ltd | Apparatus for transferring bit stream data adaptively in the moving picture |
-
1994
- 1994-12-31 KR KR1019940040654A patent/KR100238261B1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100490403B1 (en) * | 2002-05-04 | 2005-05-17 | 삼성전자주식회사 | Method for controlling buffering of audio stream and apparatus thereof |
Also Published As
Publication number | Publication date |
---|---|
KR100238261B1 (en) | 2000-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5521918A (en) | Adaptive bit stream demultiplexing apparatus in a decoding system | |
KR960020010A (en) | Encoding systems and methods, decoding systems and methods, encoding data recording devices and methods, encoding data transmission devices and methods, and recording media | |
KR970701984A (en) | Buffer management in variable bit-rate compression systems | |
KR920001479A (en) | Method and apparatus for transmitting audio and / or video signals | |
KR940027552A (en) | Multiplexed Data Separator and Method | |
KR970019656A (en) | Subtitle Encoding and Decoding Apparatus and Method | |
KR970050172A (en) | Digital signal processor, processing method, digital signal recording / reproducing apparatus and digital signal reproducing method | |
KR960006311A (en) | Synchronous Restoration Method and Device for Variable Length Decoding Device | |
KR960036641A (en) | High speed decoding device for decoding low speed video bit stream | |
KR950035312A (en) | Bit stuffing removal device | |
JPH08237650A (en) | Synchronizing system for data buffer | |
KR910017799A (en) | ISDN Communication Control Unit and Control Method | |
BR0315552A (en) | Method and encoder for providing a signal, signal, storage medium, method and decoder for decoding a signal, transmitter or recorder, and receiver | |
KR960028501A (en) | Variable bit rate decoding device | |
KR970705899A (en) | Data communication device | |
US8798167B2 (en) | Encoder and its method | |
KR970004367A (en) | Decoder and MPEG audio decoder | |
GB2359694A (en) | Controlling offset of time stamp | |
KR970056144A (en) | Adaptive Clock Recovery Unit Supporting Multiple Bit Rates | |
JPH07321668A (en) | High efficiency data transmission storage device | |
KR980006945A (en) | The MPEG (PTS) encoding apparatus of MPEG system | |
KR980004774A (en) | Magnetic recording and playback control device | |
KR950030669A (en) | Multiplexed Video and Audio Bitstream Data Transmission Device in Video and Audio Signal Decoding System | |
KR960043830A (en) | MPEG and AC-3 Combined Digital Audio Signal Decoder | |
KR950026273A (en) | High speed search coding and decoding device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20100929 Year of fee payment: 12 |
|
LAPS | Lapse due to unpaid annual fee |