KR960027871U - Dual switching output low noise block circuit - Google Patents

Dual switching output low noise block circuit

Info

Publication number
KR960027871U
KR960027871U KR2019950001148U KR19950001148U KR960027871U KR 960027871 U KR960027871 U KR 960027871U KR 2019950001148 U KR2019950001148 U KR 2019950001148U KR 19950001148 U KR19950001148 U KR 19950001148U KR 960027871 U KR960027871 U KR 960027871U
Authority
KR
South Korea
Prior art keywords
low noise
block circuit
output low
switching output
noise block
Prior art date
Application number
KR2019950001148U
Other languages
Korean (ko)
Other versions
KR0115811Y1 (en
Inventor
안진호
Original Assignee
삼성전기 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전기 주식회사 filed Critical 삼성전기 주식회사
Priority to KR2019950001148U priority Critical patent/KR0115811Y1/en
Publication of KR960027871U publication Critical patent/KR960027871U/en
Application granted granted Critical
Publication of KR0115811Y1 publication Critical patent/KR0115811Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/04—Frequency selective two-port networks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/005—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements using switched capacitors, e.g. dynamic amplifiers; using switched capacitors as resistors in differential amplifiers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
KR2019950001148U 1995-01-26 1995-01-26 Dual switching output low noise block circuit KR0115811Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019950001148U KR0115811Y1 (en) 1995-01-26 1995-01-26 Dual switching output low noise block circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019950001148U KR0115811Y1 (en) 1995-01-26 1995-01-26 Dual switching output low noise block circuit

Publications (2)

Publication Number Publication Date
KR960027871U true KR960027871U (en) 1996-08-17
KR0115811Y1 KR0115811Y1 (en) 1998-04-27

Family

ID=19407134

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019950001148U KR0115811Y1 (en) 1995-01-26 1995-01-26 Dual switching output low noise block circuit

Country Status (1)

Country Link
KR (1) KR0115811Y1 (en)

Also Published As

Publication number Publication date
KR0115811Y1 (en) 1998-04-27

Similar Documents

Publication Publication Date Title
DE69618123D1 (en) output circuit
DE69614953T2 (en) CIRCUIT
DE69607773D1 (en) Circuit
DE69636269D1 (en) circuit
DE69717893T2 (en) Output buffer circuit
DE69616479D1 (en) CIRCUIT ARRANGEMENT
KR970004348A (en) Output circuit
DE69616982D1 (en) CIRCUIT ARRANGEMENT
DE69735047D1 (en) delay circuit
DE69616483D1 (en) CIRCUIT ARRANGEMENT
DE69617616T2 (en) CIRCUIT
KR950007577U (en) Sound switching circuit
BR9602218A (en) Circuit breaker
DE69618135T2 (en) output circuit
KR970004325A (en) Variable delay circuit
DE69726365D1 (en) OUTPUT CIRCUIT
DE69630427D1 (en) Bus-hold circuit
BR9601798A (en) Circuit breaker
KR960027871U (en) Dual switching output low noise block circuit
DE59607740D1 (en) Delay circuit
ATA75996A (en) CIRCUIT ARRANGEMENT
KR970003463U (en) Fully tuned switching circuit
KR960035760U (en) Multi output switching circuit
KR950020843U (en) Sound output switching circuit
DE69616495D1 (en) CIRCUIT ARRANGEMENT

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030918

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee