KR960027847A - Phase Compensation Method of Echo Cancellation Circuit for Phase Compensation - Google Patents

Phase Compensation Method of Echo Cancellation Circuit for Phase Compensation Download PDF

Info

Publication number
KR960027847A
KR960027847A KR1019940036375A KR19940036375A KR960027847A KR 960027847 A KR960027847 A KR 960027847A KR 1019940036375 A KR1019940036375 A KR 1019940036375A KR 19940036375 A KR19940036375 A KR 19940036375A KR 960027847 A KR960027847 A KR 960027847A
Authority
KR
South Korea
Prior art keywords
phase
phase compensation
echo cancellation
cancellation circuit
phase correction
Prior art date
Application number
KR1019940036375A
Other languages
Korean (ko)
Other versions
KR0138847B1 (en
Inventor
이행우
배정렬
곽명신
Original Assignee
양승택
재단법인 한국전자통신연구소
조백제
한국전기통신공사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 양승택, 재단법인 한국전자통신연구소, 조백제, 한국전기통신공사 filed Critical 양승택
Priority to KR1019940036375A priority Critical patent/KR0138847B1/en
Publication of KR960027847A publication Critical patent/KR960027847A/en
Application granted granted Critical
Publication of KR0138847B1 publication Critical patent/KR0138847B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults ; Receiver end arrangements for detecting or overcoming line faults
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H04B3/02—Details
    • H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
    • H04B3/23—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers

Abstract

본 발명은 종합정보 통신망용 반향제거 회로에 있어서 위상동기 회로의 위상보정시 발생하는 비트 오류를 방지하기 위한 위상보상 장치 및 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a phase compensation device and method for preventing bit errors occurring during phase correction of a phase synchronization circuit in an echo cancellation circuit for an integrated information communication network.

본 발명은 위상 보정시 나타나는 반향신호의 변화에 대하여 반향제거회로가 수렴할 수 있는 속도로 반향 추정치를 보상해 주는 것을 특징으로 하여, 간단한 회로를 이용하여 비트 오류를 방지할 수 있는 효과가 있다.The present invention is characterized in that the echo estimation value is compensated for at the speed that the echo cancellation circuit can converge with respect to the change in the echo signal appearing during phase correction, thereby preventing bit error using a simple circuit.

Description

위상보정에 대한 반향제거회로의 위상보상 방법Phase Compensation Method of Echo Cancellation Circuit for Phase Compensation

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 반향제거 시스템 블럭도, 제2도는 위상보상 회로 블럭도, 제3도는 위상보상 알고리즘 흐름도.1 is a block diagram of an echo cancellation system, FIG. 2 is a block diagram of a phase compensation circuit, and FIG. 3 is a flowchart of a phase compensation algorithm.

Claims (1)

위상보정에 대한 반향제거회로의 위상보상 방법에 있어서, 정위상 신호(15)와 선행 신호(14)의 차 및 정위상 신호(15)와 후진 신호(16)의 차의 평균값(EDIFF1,EDIFF2)을 구하는 제1과정(17,18); 상기 위상동기회로(10)에서 위상 보정을 하게 되면 위상을 선행시키는가, 후진시키는가에 따라서 상기 제1과정에서 구한 EDIFF1 또는 EDIFF2를 평균값(EDIFF)로 취하여 소정의 방법으로 위상보상 횟수(K)를 구하고, 횟수 번호(K)는 0으로 초기화하는 제2과정(19,20); 상기 k가(k-1)과 같을 때까지 k를 하나씩 증가시키면서 소정의 방법으로 위상 보정치(PHCOMP)를 계산하는 제3과정(21,22,23); 반향 추정치(ECHOE)의 부호(sign)에 따라서 반향 추정치에 위상 보상치를 가감하는 제4과정(13); 및 상기 제3과정 및 제4과정을 반복하여 보상 횟수(k)가(k-1)에 도달하면 위상 보상치를 0으로 설정하여 사실상 위상 보상 동작을 중지하게 하는 제5과정(24)으로 수행되는 것을 특징으로 하는 반향제거회로의 위상보정 방법.In the phase compensation method of the echo cancellation circuit for phase correction, the average value of the difference between the positive phase signal 15 and the preceding signal 14 and the difference between the positive phase signal 15 and the reverse signal 16 (EDIFF1, EDIFF2) The first process (17, 18) to find; When the phase correction circuit 10 performs phase correction, EDIFF1 or EDIFF2 obtained in the first step is taken as an average value EDIFF according to whether the phase is advanced or reversed, and the number of phase compensations K is determined by a predetermined method. A second number (19, 20) of initializing the number (K) to zero; A third step (21, 22, 23) of calculating a phase correction value PHCOMP by a predetermined method while increasing k by one until k is equal to (k-1); A fourth step 13 of adding or subtracting a phase compensation value to the echo estimate according to the sign of the echo estimate ECHOE; And a fifth process 24 of repeating the third and fourth processes to set the phase compensation value to 0 when the number of compensation k reaches (k-1), thereby virtually stopping the phase compensation operation. Phase correction method of the echo cancellation circuit, characterized in that. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940036375A 1994-12-23 1994-12-23 Method for the phase compensation of echo canceller KR0138847B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940036375A KR0138847B1 (en) 1994-12-23 1994-12-23 Method for the phase compensation of echo canceller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940036375A KR0138847B1 (en) 1994-12-23 1994-12-23 Method for the phase compensation of echo canceller

Publications (2)

Publication Number Publication Date
KR960027847A true KR960027847A (en) 1996-07-22
KR0138847B1 KR0138847B1 (en) 1998-07-01

Family

ID=19403217

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940036375A KR0138847B1 (en) 1994-12-23 1994-12-23 Method for the phase compensation of echo canceller

Country Status (1)

Country Link
KR (1) KR0138847B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10266062B2 (en) 2016-09-26 2019-04-23 Hyundai Motor Company System and method for charging a vehicle battery by controlling a relay between the battery and a vehicle system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10266062B2 (en) 2016-09-26 2019-04-23 Hyundai Motor Company System and method for charging a vehicle battery by controlling a relay between the battery and a vehicle system

Also Published As

Publication number Publication date
KR0138847B1 (en) 1998-07-01

Similar Documents

Publication Publication Date Title
KR0135978B1 (en) Phase-locked-loop circuit and bit-detectin arrangement comprising such a phase-locked-loop circuit
CN108881085B (en) Method and system for estimating carrier frequency offset
ATE298956T1 (en) CHANNEL ESTIMATOR WITH VARIABLE NUMBER OF TAPS
ATE184146T1 (en) SIGNAL PROCESSING SYSTEM
KR940023084A (en) Automatic Equalizer in Time Division Multiplexing
CN105227500A (en) A kind of compensation method of phase deviation and device
CN101604990A (en) Frequency bias compensation method and device
SE9901683D0 (en) Phase-locked loop circuits for communication system
KR960027847A (en) Phase Compensation Method of Echo Cancellation Circuit for Phase Compensation
KR970078220A (en) Blind equalization method and apparatus
CN106850482A (en) A kind of frequency deviation processing method and system
JPH11284669A (en) Data slicer
KR970022805A (en) Approximation Method and Circuit of Log
JPH05508989A (en) Automatic frequency control with adaptive filter
CN108540284B (en) Continuous variable quantum key distribution post-processing heterodyne detection phase compensation method
US5774503A (en) Demodulation method and demodulation device
KR970009023A (en) Error recovery method and error recovery device in data communication
JPH0553945A (en) In-vehicle serial data communication system
JP2008541498A (en) High memory efficiency sliding window addition
CN105591732A (en) Frequency compensation processing method and device
CN111147417B (en) Method, device, terminal and storage medium for realizing carrier frequency offset estimation
KR960016304A (en) Digital carrier synchronizer
JPS57184347A (en) Monitoring method for data transmissin system
Gu et al. A modified Ziv-Zakai lower bound and its application in array processing
KR930017336A (en) Optimal Frame Decision Method Using Line Error Rate in Synchronous Network

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080131

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee