KR960027253A - Operational Amplifier Circuit - Google Patents
Operational Amplifier Circuit Download PDFInfo
- Publication number
- KR960027253A KR960027253A KR1019940040494A KR19940040494A KR960027253A KR 960027253 A KR960027253 A KR 960027253A KR 1019940040494 A KR1019940040494 A KR 1019940040494A KR 19940040494 A KR19940040494 A KR 19940040494A KR 960027253 A KR960027253 A KR 960027253A
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- differential
- amplification
- amplifying
- generate
- Prior art date
Links
Landscapes
- Amplifiers (AREA)
Abstract
본 발명의 목적은 반도체 칩의 크기를 증대시키지 않고, 한개의 연산 증폭기 소자로서 두 신호의 차신호 및 합신호를 하나의 신호로 변환하여 궤한에 따라 연산처리할 수 있는 연신 증폭회로에 관한 것으로, 이와같은 본 발명의 목적을 달성하기 위한 수단은 두쌍의 차동 입력단자로부터 각각 신호를 수신하여 그 차신호를 발생시키기 위해 각각 차동증폭을 행하는 2개의 차동 증폭수단과, 상기 2개의 차동 증폭수단에 의해 각각 증폭된 두 차신호를 수신하여 이 두 신호를 합하는 회로 수단과, 상기 합하는 회로수단에 합해진 신호를 수신하여 충분히 큰 신호를 발생시키기 위해 충분히 큰 증폭도를 가지고 증폭을 행하는 증폭 회로 수단을 포함하는 것을 특징으로 한다.SUMMARY OF THE INVENTION An object of the present invention relates to a stretch amplification circuit capable of converting a difference signal and a sum signal of two signals into a single signal and performing arithmetic processing according to the error, without increasing the size of the semiconductor chip. Means for achieving the object of the present invention comprises two differential amplification means for receiving a signal from each of the two differential input terminals and performing differential amplification to generate the difference signal, respectively, by the two differential amplification means Circuit means for receiving each amplified difference signal and combining the two signals and amplifying circuit means for amplifying with a sufficiently large amplification degree to receive a signal combined with the summation circuit means and generate a sufficiently large signal. It features.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제4도의 (가)는 본 발명에 따른 두 신호의 차 및 합신호를 하나의 신하나의 신호로 변환하는 연산증폭기의 등가회로도와 그 심볼, 제4도의 (나)는 종래의 연산증폭기의 등가회로도와 그 심볼, 제5도의 (가)는 본 발명에 따른 연산증폭기를 이용하여 두 신호의 차신호를 하나의 신호로 변환, 연산하는 하이임피던스 연산증폭회로, 제5도는 (나)는 본 발명에 따른 연산증폭기를 이용하여 두신호의 합신호를 하나의 신호로 변환, 연산하는 하이임피던스 연산증폭회로, 제5도의 (다)는 종래의 연산증폭기를 이용하여 하나의 신호를 연산하는 하이임피던스 연산증폭회로.4A is an equivalent circuit diagram of an operational amplifier for converting a difference and a sum signal of two signals according to the present invention into one new one signal, and a symbol thereof, and FIG. 4B is an equivalent circuit diagram of a conventional operational amplifier. Figure 5 (a) is a high impedance operational amplifier circuit for converting and calculating the difference signal of two signals into one signal using the operational amplifier according to the present invention, Figure 5 is (b) in the present invention A high impedance operational amplifier circuit for converting and calculating the sum signal of two signals into a single signal using the operational amplifier according to FIG. 5, (C) of FIG. 5 shows a high impedance operational amplifier for calculating a single signal using a conventional operational amplifier. Circuit.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019940040494A KR960027253A (en) | 1994-12-31 | 1994-12-31 | Operational Amplifier Circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019940040494A KR960027253A (en) | 1994-12-31 | 1994-12-31 | Operational Amplifier Circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR960027253A true KR960027253A (en) | 1996-07-22 |
Family
ID=66648145
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019940040494A KR960027253A (en) | 1994-12-31 | 1994-12-31 | Operational Amplifier Circuit |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR960027253A (en) |
-
1994
- 1994-12-31 KR KR1019940040494A patent/KR960027253A/en not_active Application Discontinuation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR880001101A (en) | Intermediate frequency amplifier circuit | |
| GB1416579A (en) | Power amplifier | |
| KR900001111A (en) | Amplification circuit | |
| KR900008763A (en) | Amplifier circuit using feedback load | |
| ATE334504T1 (en) | LINEAR AMPLIFIER | |
| KR910005571A (en) | High Speed CMOS Differential Interface Circuit | |
| KR910015111A (en) | Integral filter and filter cell | |
| KR850700191A (en) | Square circuit | |
| KR860002102A (en) | Sample and Hold Circuit | |
| ES384413A1 (en) | Amplifier circuit | |
| KR910013690A (en) | Current amplifier circuit | |
| KR960027253A (en) | Operational Amplifier Circuit | |
| KR880010578A (en) | Linearity Compensation Circuit of Parallel D / A Converter | |
| KR830009689A (en) | Signal level control circuit | |
| KR880014734A (en) | amplifier | |
| KR910007236A (en) | RECEIVER circuit with first and second amplifiers | |
| KR920005458A (en) | Amplification circuit | |
| KR940003163A (en) | Differential-to-Single-ended-Conversion OPerational Amplifier (DSCOP) that converts the difference and sum signals of two signals into one signal | |
| KR920013888A (en) | Double-bridge amplifier stage for two input signals of stereo equipment | |
| KR910017731A (en) | Amplifier circuit | |
| SE9101459L (en) | LIMITING AMPLIFIER | |
| US3416090A (en) | Chopper stabilized direct current amplifier with precision plus and minus output | |
| SU843164A1 (en) | Low frequency amplifier | |
| KR910003929A (en) | FSK data waveform shaping circuit | |
| KR950019712A (en) | Infrared sensor driving circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| E601 | Decision to refuse application |