KR960025071A - Dual Channel Direct Memory Access (DMA) Transfer Method - Google Patents
Dual Channel Direct Memory Access (DMA) Transfer Method Download PDFInfo
- Publication number
- KR960025071A KR960025071A KR1019940040186A KR19940040186A KR960025071A KR 960025071 A KR960025071 A KR 960025071A KR 1019940040186 A KR1019940040186 A KR 1019940040186A KR 19940040186 A KR19940040186 A KR 19940040186A KR 960025071 A KR960025071 A KR 960025071A
- Authority
- KR
- South Korea
- Prior art keywords
- dma
- transfer
- data
- full
- memory access
- Prior art date
Links
Landscapes
- Bus Control (AREA)
Abstract
본 발명은 DMA 기능을 수행하는 채널을 복수개 구비함으로써 단일 채널 전송시보다 데이타 전송율을 향상 시키고자 한 이중 채널 직접 메모리 액세스(DMA)의 전송방법에 관한 것이다.The present invention relates to a method for transmitting a dual channel direct memory access (DMA) to improve the data rate compared to a single channel transmission by providing a plurality of channels performing a DMA function.
종래의 DMA 전송방법은 단일 채널에 의한 것이어서 DMA 전송시의 데이터 전송율이 저하되는 문제점이 있었다.The conventional DMA transfer method is a single channel, which causes a problem that the data transfer rate during DMA transfer is lowered.
이를 개선코자하여 본 발명은 DMA 기능을 수행하는 채널을 복수개로 구비하고 상호 독립적인 전송을 수행함으로써 데이타 전송율을 기존의 방식에 비하여 최대 2배까지 향상시킴으로써 시스템의 성능 향상을 도모코자 한 것이다.In order to improve this, the present invention is intended to improve the performance of the system by improving the data rate by up to 2 times compared to the conventional method by providing a plurality of channels performing the DMA function and performing independent transmission.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명에 의한 이중 채널 DMA 전송 방법을 설명하는 플로우 챠트.2 is a flow chart illustrating a dual channel DMA transfer method according to the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940040186A KR960025071A (en) | 1994-12-30 | 1994-12-30 | Dual Channel Direct Memory Access (DMA) Transfer Method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940040186A KR960025071A (en) | 1994-12-30 | 1994-12-30 | Dual Channel Direct Memory Access (DMA) Transfer Method |
Publications (1)
Publication Number | Publication Date |
---|---|
KR960025071A true KR960025071A (en) | 1996-07-20 |
Family
ID=66648076
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940040186A KR960025071A (en) | 1994-12-30 | 1994-12-30 | Dual Channel Direct Memory Access (DMA) Transfer Method |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960025071A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100726361B1 (en) * | 2005-06-30 | 2007-06-11 | 시그마텔, 인크. | System and method for communicating with memory devices |
-
1994
- 1994-12-30 KR KR1019940040186A patent/KR960025071A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100726361B1 (en) * | 2005-06-30 | 2007-06-11 | 시그마텔, 인크. | System and method for communicating with memory devices |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880004380A (en) | Bus master with burst transfer mode | |
HK1018342A1 (en) | High performance universal multi-port internally cached dynamic random access memory system, architecture and method | |
DE69516577D1 (en) | Data bus communication | |
AU2003213840A1 (en) | Memory system with burst length shorter than prefetch length | |
KR850008017A (en) | CMOS input / output circuit | |
SE9603862D0 (en) | Device and method for calculating FFT | |
DE60039375D1 (en) | Transmission system with dynamic priority scheme | |
WO2003044652A3 (en) | High-speed first-in-first-out buffer | |
KR930020903A (en) | Byte tracking system and method | |
KR890005739A (en) | Bus master with selected delay burst | |
KR960025071A (en) | Dual Channel Direct Memory Access (DMA) Transfer Method | |
KR950012223A (en) | How to prevent decryption of encrypted computer purpose codes | |
UA42887C2 (en) | Control chart for nonvolatile semiconductor storage unit | |
JPS5762432A (en) | Input and output system | |
KR100242992B1 (en) | Readout prohibition system of program rom | |
TW247948B (en) | Network card | |
KR970060790A (en) | How to transfer bit blocks of data | |
KR950024079A (en) | Data bus width converter | |
JPS57105019A (en) | Data transfer controlling system | |
KR960027836A (en) | Overhead Reduction Method in Fast Packet Transmission | |
KR100303320B1 (en) | Fourier Converter | |
KR960039670A (en) | Viterbi decoding method using specified status | |
KR950024049A (en) | How to Improve Driving Performance of Terminal Controller Devices | |
KR910001570A (en) | Bus method for controlling multiple slaves | |
JPH0646083A (en) | Buffer memory circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |