KR960020487A - Weaving encoder of trellis encoder - Google Patents

Weaving encoder of trellis encoder Download PDF

Info

Publication number
KR960020487A
KR960020487A KR1019940031482A KR19940031482A KR960020487A KR 960020487 A KR960020487 A KR 960020487A KR 1019940031482 A KR1019940031482 A KR 1019940031482A KR 19940031482 A KR19940031482 A KR 19940031482A KR 960020487 A KR960020487 A KR 960020487A
Authority
KR
South Korea
Prior art keywords
encoder
memory
trellis encoder
input
output signal
Prior art date
Application number
KR1019940031482A
Other languages
Korean (ko)
Other versions
KR0141873B1 (en
Inventor
임용희
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019940031482A priority Critical patent/KR0141873B1/en
Publication of KR960020487A publication Critical patent/KR960020487A/en
Application granted granted Critical
Publication of KR0141873B1 publication Critical patent/KR0141873B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/23—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using convolutional codes, e.g. unit memory codes
    • H03M13/235—Encoding of convolutional codes, e.g. methods or arrangements for parallel or block-wise encoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/256—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with trellis coding, e.g. with convolutional codes and TCM

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Error Detection And Correction (AREA)

Abstract

본 발명에 따른 길쌈부호화장치에서는 그 생설계열을 g(1)=58=1012, g(2)=78=1112로 설정함으로써 HDTV GA 전송시스템이 제안한 사양인 코드율(R)= 1/2, 메모리수(m)=2를 만족한 수 있을 뿐 아니라 높은 부호화이득을 얻을 수 있는데, 상기 길쌈부호화장치가 코드율(R)=1/2, 메모리수(m)=2를 만족하도록 하기 위해서, 상기 트렐리스 부호기의 입력단에 연결되며, 최대비트로 구성된 제1메모리와, 상기 제1메모리에 연결되며, 최소비트로 구성된 제2메모리와, 상기 트렐리스 부호기의 입력단에서의 신호와 상기 제2메모리의 출력신호를 가산하기 위한 제1가산기와, 상기 트렐리스 부호기의 입력단에서의 신호와 상기 제1 및 제2메모리의 출력신호를 가산하기 위한 제2가산기를 포함한다.In the convolutional encoding apparatus according to the present invention, the biodesign sequence is set to g (1) = 5 8 = 101 2 , g (2) = 7 8 = 111 2 so that the code rate (R) is a specification proposed by the HDTV GA transmission system. = 1/2, the number of memories (m) = 2 can be satisfied, and a high coding gain can be obtained, and the convolutional encoding apparatus has a code rate (R) = 1/2 and the number of memories (m) = 2 In order to be satisfied, a first memory connected to the input of the trellis encoder, the first memory having the largest bit, a second memory connected to the first memory, the smallest bit, and a signal at the input of the trellis encoder And a first adder for adding an output signal of the second memory, and a second adder for adding a signal at an input terminal of the trellis encoder and an output signal of the first and second memories.

Description

트렐리스 부호기의 길쌈부호화장치Weaving encoder of trellis encoder

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 HDTV GA 전송시스템에 적용되는 트렐리스 부호기 및 복호기의 개략적인 블럭도,1 is a schematic block diagram of a trellis encoder and decoder applied to an HDTV GA transmission system,

제2도는 제1도에 있어서 본 발명에 의한 길쌈부호화장치의 상세한 블럭도,2 is a detailed block diagram of the convolutional encoding apparatus according to the present invention in FIG.

제3도는 제2도에 도시된 길쌈부호화장치의 상태전이도.3 is a state transition diagram of the convolutional encoding apparatus shown in FIG.

Claims (1)

입력되는 데이타 비트 중 일부 비트는 부호화하지 않고 그대로 전송하기 위한 버퍼와, 상기 입력되는 데이타비트 중 나머지 비트에 대해 길쌈 부호화하기 위한 길쌈부호화장치와, 상기 버퍼와 길쌈부호화장치의 출력신호를 신호배열도에 따라 맵핑하기 위한 맵퍼와, 상기 맵퍼의 출력신호를 소정의 방식으로 변조하기 위한 변조기를 구비한 트렐리스 부호기에 있어서, 상기 길쌈부호화장치가 코드율(R)=1/2, 메모리부(m)=2를 만족하도록 하기 위해서, 상기 트렐리스 부호기의 입력단에 연결되며, 최대비트로 구성된 제1메모리와; 상기 제1메모리에 연결되며, 최소비트로 구성된 제2메모리와; 상기 트렐리스 부호기의 입력단에서의 신호와 상기 제2메모리의 출력신호를 가산하기 위한 제1가산기와; 상기 트렐리스 부호기의 입력단에서의 신호와 상기 제1 및 제2메모리의 출력신호를 가산하기 위한 제2가산기를 포함하며, 상기 제1 및 제2가산기의 생성계열을 g(1)=58=1012, g(2)=78=1112로 하는 것을 특징으로 하는 길쌈부호화장치.A buffer for transmitting some bits of the input data bits without encoding, a convolutional encoder for convolutionally encoding the remaining bits of the input data bits, and an output signal of the buffer and the convolutional encoder. In the trellis encoder having a mapper for mapping in accordance with the present invention and a modulator for modulating the output signal of the mapper in a predetermined manner, the convolutional encoding apparatus comprises: a code rate (R) = 1/2, a memory unit ( a first memory connected to an input of the trellis encoder and configured to have a maximum bit to satisfy m) = 2; A second memory connected to the first memory and configured of a minimum bit; A first adder for adding a signal at an input of the trellis encoder and an output signal of the second memory; A second adder for adding a signal at an input of the trellis encoder and an output signal of the first and second memories, wherein the generation sequence of the first and second adders is equal to g (1) = 5 8 = 101 2 , g (2) = 7 8 = 111 2 . ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940031482A 1994-11-28 1994-11-28 Convolutional encoder in trellis encoder KR0141873B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940031482A KR0141873B1 (en) 1994-11-28 1994-11-28 Convolutional encoder in trellis encoder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940031482A KR0141873B1 (en) 1994-11-28 1994-11-28 Convolutional encoder in trellis encoder

Publications (2)

Publication Number Publication Date
KR960020487A true KR960020487A (en) 1996-06-17
KR0141873B1 KR0141873B1 (en) 1998-06-15

Family

ID=19399224

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940031482A KR0141873B1 (en) 1994-11-28 1994-11-28 Convolutional encoder in trellis encoder

Country Status (1)

Country Link
KR (1) KR0141873B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100339855B1 (en) * 2000-04-25 2002-06-05 오성근 A coded modulation system based on convolutional coding and constellation control and the coded modulation method

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11215306B2 (en) 2017-04-19 2022-01-04 Mueller International, Llc Joint restraint device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100339855B1 (en) * 2000-04-25 2002-06-05 오성근 A coded modulation system based on convolutional coding and constellation control and the coded modulation method

Also Published As

Publication number Publication date
KR0141873B1 (en) 1998-06-15

Similar Documents

Publication Publication Date Title
Imai et al. A new multilevel coding method using error-correcting codes
US7098817B2 (en) Methods and apparatus for constant-weight encoding and decoding
KR100502384B1 (en) Interleaving and de-interleaving method for digital data, interleaving and de-interleaving devices, and communication sysem
US4910750A (en) Data transmission system
Sayood et al. A constrained joint source/channel coder design
JP3059636B2 (en) Method and apparatus for transmitting data over an intersymbol interference channel
KR100265308B1 (en) Transmission, system
CA2345237A1 (en) Information additive code generator and decoder for communication systems
KR850005919A (en) Information transfer method and encoding decoding device
KR930003604A (en) Method and apparatus for communicating digital data using trellis coded QAM
JPS62269443A (en) Parallel transmission system
KR930015438A (en) Transmission system for transmitting data symbols
JPH05300027A (en) Reversible variable length coding system
US4896353A (en) Apparatus for fast decoding of a non-linear code
EP0348305A3 (en) Coded modulation communication system
ATE487328T1 (en) HIERARCHICAL IMAGE CODING
KR960016539A (en) Variable length decoding device using relative structure
KR970014342A (en) Encoding and decoding device for RLL code data
Tzou et al. Sliding block decoding of convolutional codes
ATE361631T1 (en) PRECISION IMPROVEMENT THROUGH THE USE OF TRANSFORMATION COEFFICIENT LEVELS
KR960020487A (en) Weaving encoder of trellis encoder
US6344807B1 (en) Packet-frame generator for creating an encoded packet frame and method thereof
AU630090B2 (en) Encoding and decoding methods
KR960027381A (en) Branch metrics module of Viterbi decoder
US6574772B1 (en) Efficient galois field multiplier structures for error-correction encoding and decoding

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110302

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee