KR960009102B1 - Manufacturing method of semiconductor device fuse - Google Patents
Manufacturing method of semiconductor device fuse Download PDFInfo
- Publication number
- KR960009102B1 KR960009102B1 KR93004364A KR930004364A KR960009102B1 KR 960009102 B1 KR960009102 B1 KR 960009102B1 KR 93004364 A KR93004364 A KR 93004364A KR 930004364 A KR930004364 A KR 930004364A KR 960009102 B1 KR960009102 B1 KR 960009102B1
- Authority
- KR
- South Korea
- Prior art keywords
- insulating layer
- fuse
- manufacturing
- semiconductor device
- forming
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
forming a first insulating layer(12) on the semiconductor substrate(11) and forming a first fuse(13) on the first insulating layer(12); forming a second insulating layer(14) on the first insulating layer(12) to cover the first fuse(13); forming a second fuse(15) on the second insulating layer(14); forming a third insulating layer(16) on the second insulating layer(14) to cover the second fuse(15); etching the third insulating layer(16) on the cross region of the first and the second fuse.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR93004364A KR960009102B1 (en) | 1993-03-20 | 1993-03-20 | Manufacturing method of semiconductor device fuse |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR93004364A KR960009102B1 (en) | 1993-03-20 | 1993-03-20 | Manufacturing method of semiconductor device fuse |
Publications (2)
Publication Number | Publication Date |
---|---|
KR940022800A KR940022800A (en) | 1994-10-21 |
KR960009102B1 true KR960009102B1 (en) | 1996-07-10 |
Family
ID=19352540
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR93004364A KR960009102B1 (en) | 1993-03-20 | 1993-03-20 | Manufacturing method of semiconductor device fuse |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960009102B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101046229B1 (en) * | 2009-03-17 | 2011-07-04 | 주식회사 하이닉스반도체 | Semiconductor device including a fuse |
-
1993
- 1993-03-20 KR KR93004364A patent/KR960009102B1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101046229B1 (en) * | 2009-03-17 | 2011-07-04 | 주식회사 하이닉스반도체 | Semiconductor device including a fuse |
Also Published As
Publication number | Publication date |
---|---|
KR940022800A (en) | 1994-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY115056A (en) | Semiconductor integrated circuit device for connecting semiconductor region and electrical wiring metal via titanium silicide layer and method of fabrication thereof | |
TW350135B (en) | Semiconductor device and method of manufacturing the same the invention relates to a semiconductor device and method of manufacturing the same | |
GB2268329B (en) | Methods of forming an interconnect on a semiconductor substrate | |
SG49343A1 (en) | Semiconductor and a method for manufacturing an oxide film on the surface of a semiconductor substrate | |
TW350989B (en) | Process for forming a semiconductor device with an antireflective layer | |
TW358992B (en) | Semiconductor device and method of fabricating the same | |
JPS55163860A (en) | Manufacture of semiconductor device | |
TW338847B (en) | Semiconductor device with isolation insulating film tapered and method of manufacturing the same | |
DE3574080D1 (en) | Silicon semiconductor substrate with an insulating layer embedded therein and method for forming the same | |
EP0650197A3 (en) | Thin film semiconductor integrated circuit and method of fabricating the same. | |
TW359008B (en) | Double metal embedding | |
EP1179842A3 (en) | Semiconductor substrate and method for preparing same | |
EP0556795A3 (en) | Method of manufacturing substrate having semiconductor on insulator | |
TW328147B (en) | Semiconductor device fabrication | |
TW344098B (en) | Semiconductor integrated circuit device and process for making the same | |
WO1995027313A1 (en) | Method of manufacturing an antifuse with silicon spacers and resulting antifuse | |
TW344125B (en) | Semiconductor device and its manufacture | |
EP0607808A3 (en) | Method of etching semiconductor substrate. | |
EP0042175A3 (en) | Semiconductor device having a semiconductor layer formed on an insulating substrate and method for making the same | |
TW357405B (en) | Method for pre-shaping a semiconductor substrate for polishing and structure | |
TW346666B (en) | Process for producing dielectric layer in an integrated circuit | |
TW374203B (en) | A method for forming a fine contact hole in a semiconductor device | |
KR960009102B1 (en) | Manufacturing method of semiconductor device fuse | |
TW344117B (en) | Integrated circuit with interlevel dielectric | |
MY121209A (en) | Semiconductor device and production thereof. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20100624 Year of fee payment: 15 |
|
LAPS | Lapse due to unpaid annual fee |