KR960006516A - Mode display on the monitor - Google Patents

Mode display on the monitor Download PDF

Info

Publication number
KR960006516A
KR960006516A KR1019940018793A KR19940018793A KR960006516A KR 960006516 A KR960006516 A KR 960006516A KR 1019940018793 A KR1019940018793 A KR 1019940018793A KR 19940018793 A KR19940018793 A KR 19940018793A KR 960006516 A KR960006516 A KR 960006516A
Authority
KR
South Korea
Prior art keywords
nand gate
mode
synchronizing signal
monitor
horizontal
Prior art date
Application number
KR1019940018793A
Other languages
Korean (ko)
Other versions
KR970009450B1 (en
Inventor
황윤성
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019940018793A priority Critical patent/KR970009450B1/en
Publication of KR960006516A publication Critical patent/KR960006516A/en
Application granted granted Critical
Publication of KR970009450B1 publication Critical patent/KR970009450B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

본 발명은 마이크로프로세서에서 출력되는 수직 동기신호 및 수평 동기신호로 표시소자를 수동시킴으로써 모니터의 오프모드, 온모드, 서스펜드모드, 대기모드를 사용자에게 알려주는 모니터의 모드 표시장치에 관한 것으로, 마이크로 프로세서에서 출력되는 수직 동기신호 및/또는 수평 동기신호에 의해 모드의 상태를 사용자에게 알려주는 모니터에 있어서, 수평 동기신호 및 수직 동기신호를 각각 반전시키는 제1낸드 게이트 및 제2낸드 게이트와, 사익 제1낸드 게이트 및 제2낸드 게이트의 출력신호를 입력으로 하여 논리곱시킨 후 반전시키는 제3낸드 게이트와, 상기 입력되는 수평 동기신호 및 수직 동기신호를 논리곱시킨 후 반전시키는 제4낸드 케이트와, 상기 제3낸드 게이트 및 제4낸드 게이트의 출력신호에 의해 각각 발광되어 3색을 발산시키는 표시소자로 이루어진다.The present invention relates to a monitor mode display device for informing a user of a monitor's off mode, on mode, suspend mode, and standby mode by manually displaying a display device using a vertical sync signal and a horizontal sync signal output from a microprocessor. A monitor for informing a user of a state of a mode by a vertical synchronizing signal and / or a horizontal synchronizing signal outputted from a first signal, comprising: a first NAND gate and a second NAND gate inverting the horizontal synchronizing signal and the vertical synchronizing signal, respectively; A third NAND gate for performing an AND operation on the output signals of the first NAND gate and the second NAND gate, and inverting the input signal; a fourth NAND gate for performing an AND operation on the inverted horizontal and vertical synchronization signals; The light is emitted by the output signals of the third and fourth NAND gates to emit three colors. It comprises a display device.

Description

모니터의 모드 표시장치Mode display on the monitor

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 종래의 모니터의 모드 표시장치의 구성을 보인 도면.1 is a diagram showing the configuration of a mode display device of a conventional monitor.

제2도는 본 발명에 따른 모니터의 모드 표시장치의 구성을 보인 도면.2 is a diagram showing the configuration of a mode display device of a monitor according to the present invention;

Claims (1)

마이크로 프로세서에서 출력되는 수직 동기신호 및/ 또는 수평 동기신호에 의해 모드의 상태를 사용자에게 알려주는 모니터에 있어서, 수평 동기신호 및 수직 동기신호를 각각 반전시키는 제 1 낸드 게이트 및 제 2 낸드 게이트와, 제 1 낸드 게이트 및 제 2 낸드 게이트의 출력신호를 입력으로 하여 논리곱시킨 후 반전시키는 제 3 낸드 게이트와, 상기 입력되는 수평 동기신호 및 수직 동기신호를 논리곱시킨 후 반전시키는 제 4 낸드 게이트와, 상기 제 3 낸드 게이트 및 제 4 낸드 게이트의 출력신호에 의해 각각 발광되어 3색을 발산시키는 표시소자로 구성됨을 특징으로 하는 모니터의 모드 표시장치.A monitor for informing a user of a state of a mode by a vertical synchronizing signal and / or a horizontal synchronizing signal output from a microprocessor, comprising: a first NAND gate and a second NAND gate inverting the horizontal synchronizing signal and the vertical synchronizing signal, respectively; A third NAND gate for performing an AND operation on the output signals of the first NAND gate and the second NAND gate, and inverting the fourth NAND gate; and a fourth NAND gate for performing an AND operation on the AND and inverting the input horizontal and vertical synchronization signals; And a display element emitting light by the output signals of the third NAND gate and the fourth NAND gate to emit three colors, respectively. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940018793A 1994-07-30 1994-07-30 Device for indicating mode of a monitor KR970009450B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940018793A KR970009450B1 (en) 1994-07-30 1994-07-30 Device for indicating mode of a monitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940018793A KR970009450B1 (en) 1994-07-30 1994-07-30 Device for indicating mode of a monitor

Publications (2)

Publication Number Publication Date
KR960006516A true KR960006516A (en) 1996-02-23
KR970009450B1 KR970009450B1 (en) 1997-06-13

Family

ID=19389451

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940018793A KR970009450B1 (en) 1994-07-30 1994-07-30 Device for indicating mode of a monitor

Country Status (1)

Country Link
KR (1) KR970009450B1 (en)

Also Published As

Publication number Publication date
KR970009450B1 (en) 1997-06-13

Similar Documents

Publication Publication Date Title
BR9610374A (en) Visual display media with built-in speakers
KR880002383A (en) Video display
HUP9901396A2 (en) Display screens incorporating loudspeakers
ATE228699T1 (en) PLAYBACK DEVICE
ES2175032T3 (en) OPTIMIZATION OF PRESENTATION FOR SYSTEMS TO IMPROVE NIGHT VISION.
KR910010320A (en) A resume processing control method and system in a computer system to which an expansion unit can be connected
KR960006516A (en) Mode display on the monitor
KR960011632A (en) Mode setting device of monitor
KR960036672A (en) Door Vision with Improved Compatibility
KR980004894A (en) How to display V-SIR / TV set connection status
ATE196201T1 (en) ALARM CLOCK
KR950004991A (en) Monitor power saving circuit
KR880000961A (en) Video memory
KR910017872A (en) Large display device
KR910008519A (en) How to display time by country using OSD
KR970022665A (en) Sync signal blocking circuit when micro processor reset
KR920008562A (en) How to change clock display
KR890010681A (en) How to choose a video adapter
KR970017134A (en) LED driver device that satisfies DPM conditions
KR950020117A (en) System error indicator
KR910006837A (en) CRT display device
KR910007335A (en) Superimposer screen split display
KR890017957A (en) Multi-Screen Window Signal Generation Circuit
KR970024897A (en) Synchronous Signal Generator
KR970031860A (en) TV with features such as sleep

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010529

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee