KR960003094A - Converter power factor correction controller and control method - Google Patents

Converter power factor correction controller and control method Download PDF

Info

Publication number
KR960003094A
KR960003094A KR1019940012651A KR19940012651A KR960003094A KR 960003094 A KR960003094 A KR 960003094A KR 1019940012651 A KR1019940012651 A KR 1019940012651A KR 19940012651 A KR19940012651 A KR 19940012651A KR 960003094 A KR960003094 A KR 960003094A
Authority
KR
South Korea
Prior art keywords
phase
compensating
current
command
resistor
Prior art date
Application number
KR1019940012651A
Other languages
Korean (ko)
Inventor
장철호
Original Assignee
이희종
엘지산전 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이희종, 엘지산전 주식회사 filed Critical 이희종
Priority to KR1019940012651A priority Critical patent/KR960003094A/en
Publication of KR960003094A publication Critical patent/KR960003094A/en

Links

Abstract

본 발명은 컨버터 역률보상제어장치 및 그 제어방법에 관한 것으로, 일측이 전원상전압과 연결되며, 타측은 저항(R8)을 통해 중앙처리장치와 접속하는 트랜지스터(TR1)와 연결된 저항(R9)과, 일측이 상기 저항(R9)과 연결되며 타측이 상기 저항(R8)을 통해 중앙처리장치와 연결됨과 동시에 저항(R7)을 통해 접지전압과 접속하는 트랜지스터(TR2)와 연결된 저항(R5)과, 상기 저항(R5)으로부터 인가되는 전압신호를 필터링하기 위한 저주파필터(R6C1)와, 입력 양단이 순방향 및 역방향으로 병렬연결된 다이오드(D1,D2)됨과 동시에 상기 저주파 필터(R6C1)와 연결된 비교기(OP1)와,일측이 접지된 콘덴서(C2)와를 통해 상기 비교기(OP1)의 출력단자와 연결됨과 동시에 저항(R3)을 통해 전원전압(Vcc)와 연결된 포토커플러(PC1)로 이루어져 입력되는 전원전압의 위상을 검출하는 위상검출부와, 상기 위상 검출부로부터 출력된 위상검출시호에 따라 위상을 보상하여 전류기령을 발생시키기 위한 중앙처리장치를 포함하여 구성되며, 위상검출부의 시간지연을 전류지령시에 이를 보상하여 역률을 1로 유지함으로써 소비전력의 증가를 방지할 수 있는 효과가 있다.The present invention relates to a converter power factor correction control device and a control method thereof, one side of which is connected to a power supply phase voltage, and the other side thereof is connected to a resistor (R9) connected to a transistor (TR1) connected to a central processing unit through a resistor (R8). A resistor (R5) connected to a transistor (TR2) connected at one side thereof to the resistor (R9) and connected at the other end to the central processing unit through the resistor (R8) and a resistor (R7); Low frequency filter (R6C1) for filtering the voltage signal applied from the resistor (R5), and diodes (D1, D2) connected in parallel in both the forward and reverse direction of the input and the comparator (OP1) connected to the low frequency filter (R6C1) And a phase of a power supply voltage inputted by a photocoupler PC1 connected to an output terminal of the comparator OP1 through a capacitor C2 having one side grounded and connected to a power supply voltage Vcc through a resistor R3. Stomach to detect And a central processing unit for compensating the phase according to the phase detection time signal output from the phase detection unit to generate a current command. The power factor is set to 1 by compensating for the time delay of the phase detection unit at the current command. By maintaining it, there is an effect to prevent the increase in power consumption.

Description

컨버터 역률보상제어장치 및 그 제어방법Converter power factor correction controller and control method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제4도는 본 발명에 의한 컨버터 역률보상제어장치의 회로도.4 is a circuit diagram of a converter power factor correction control apparatus according to the present invention.

제5도는 제4도의 전류지령도.5 is a current command diagram of FIG.

Claims (3)

동시에 온/오프되어 비교기의 반전입력단자와 비반전입력단자에 중앙처리장치의 위상보상지령이 인가되도록 하는 트랜지스터(tTR1,TR2)와, 상기 위상보상지령값에 따라 온/오프되는 포토커플러로 이루어져 상기 포토커플러의 온/오프에 의한 위상검출신호를 중앙처리장치에 인가하는 위상검출부와, 상기 위상검출신호를 인가받아 위상보상지령 후 위상검출신호가 검출될때까지의 시간지연만큼의 위상을 보상하여 전류지령을 발생하는 중앙처리장치를 포함하여 구성된 것을 특징으로 하는 컨버터 역률보상제어장치.And transistors tTR1 and TR2 that are turned on / off at the same time so that the phase compensation command of the central processing unit is applied to the inverting input terminal and the non-inverting input terminal of the comparator; Compensating the phase detection unit for applying the phase detection signal by the on / off of the photocoupler to the central processing unit, and the phase delay by the time delay until the phase detection signal is detected after the phase compensation command by receiving the phase detection signal. Converter power factor correction control device comprising a central processing unit for generating a current command. 제1항에 있어서, 상기 중앙처리장치는 위상검출신호를 인가받아 카운터 전류위상변환부에 위상연산결과를 출력하는 전원전압위상연산부(24)와, 컨버터의 전압을 제어하기 위한 전압제어부와, 위상지령 출력 후 위상신호가 검출되기까지의 지연시간을 산출하는 카운터와, 입력되는 전류의 위상을 변환시키는 전류위상변환부와, 상기 카운터를 운행 또는 정지시키는 위상보상지령부 및 위상보상지령판부와, 상기 카운터의 계산결과에 따라 위상보상값을 연산하는 위상연산부와, 상기 위상연산부의 위상 보상값을 전송받아 보상함으로써 상기 전원전압위상검출부에서 지연된 시간만큼 위상을 보상하여 컨버터의 전류를 제어하는 전류제어부부와, 상기 전류제어부의 제어신호에 따라 펄스폭은 변조하는 펄스폭변조부를 포함하여 구성된 것을 특징으로 하는 컨버터 역률보상 제어장치.The apparatus of claim 1, wherein the central processing unit includes: a power supply voltage phase calculation unit 24 for receiving a phase detection signal and outputting a phase calculation result to a counter current phase conversion unit; a voltage control unit for controlling a voltage of a converter; A counter for calculating a delay time from the command output to the detection of a phase signal, a current phase converting unit for converting a phase of an input current, a phase compensating command unit and a phase compensating command plate for starting or stopping the counter; Current control for controlling the current of the converter by compensating for the phase by the delayed time in the power supply voltage phase detection unit by receiving and compensating for the phase calculation unit for calculating the phase compensation value according to the calculation result of the counter and the phase compensation value of the phase calculation unit And a pulse width modulator for modulating a pulse width according to a control signal of the current controller. Converter is a power factor correction controller. 엘리베이터의 운전상태를 검지하는 과정과, 엘리베이터가 휴지상태가 아니면 위상보정값을 계산하여 전류지령에 상기 위상보정값을 보상하고 휴지상태이면 위상보상지령을 출력하여 카운터를 동작시키는 과정과, 위상 검출값이 입력되면 카운터의 동작을 정지하고 검출된 위상값에 따른 시지연값을 산출하는 과정과, 상기 시지연 값에 따라 위상보정값을 계산하여 전류지령에 상기 위상보정값을 보상하는 과정을 포함하여 포함하여 구성된 것을 특징으로 하는 컨버터 역률보상제어장치의 제어방법.Detecting the operation state of the elevator; calculating the phase correction value if the elevator is not at rest; compensating the phase correction value to the current command; and outputting the phase compensation command to operate the counter if the elevator is at rest; Stopping the operation of the counter when the value is input, calculating a time delay value according to the detected phase value, and calculating a phase correction value according to the time delay value, and compensating the phase correction value to a current command. Control method of the converter power factor correction control device characterized in that it comprises a. ※ 참고사항: 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the original application.
KR1019940012651A 1994-06-04 1994-06-04 Converter power factor correction controller and control method KR960003094A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940012651A KR960003094A (en) 1994-06-04 1994-06-04 Converter power factor correction controller and control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940012651A KR960003094A (en) 1994-06-04 1994-06-04 Converter power factor correction controller and control method

Publications (1)

Publication Number Publication Date
KR960003094A true KR960003094A (en) 1996-01-26

Family

ID=66686068

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940012651A KR960003094A (en) 1994-06-04 1994-06-04 Converter power factor correction controller and control method

Country Status (1)

Country Link
KR (1) KR960003094A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8959378B2 (en) 2010-12-07 2015-02-17 SK Hynix Inc. Output timing control circuit and semiconductor apparatus using the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8959378B2 (en) 2010-12-07 2015-02-17 SK Hynix Inc. Output timing control circuit and semiconductor apparatus using the same

Similar Documents

Publication Publication Date Title
JP2874928B2 (en) Circuit arrangement for self-excited blocking transformer-type switching regulator.
KR970055034A (en) Power factor correction circuit
KR960032859A (en) DC-DC converter
KR900011144A (en) Duty control circuit
KR920015688A (en) Variable speed control device and method for multiphase motor
KR960003094A (en) Converter power factor correction controller and control method
KR970055431A (en) Soft-Start Pulse Width Modulation Integrated Circuits
JP2000074977A (en) Current-detecting apparatus
KR970004252A (en) Switching power supply
KR0140716Y1 (en) A drive circuit of a single phase bldc. motor
KR0171712B1 (en) Overcurrent protection apparatus of smps
KR960019299A (en) Semiconductor memory device having boosted potential generation function
KR870003419A (en) Motor speed control system
KR930011388A (en) SMPS Current Loss Prevention Device
KR970066780A (en) AC power control device
JPH0623189Y2 (en) Switching power supply
KR920003613A (en) High Speed Control System of Switched Mode Power Supplies
KR940017066A (en) Dead time generation method of inverter drive device
KR950023042A (en) Automatic element circuit of image output device
KR19980058806A (en) Audio Pop Noise Canceller Using Oscillation Frequency of Switching Mode Power Supply
KR970055500A (en) Turn-off malfunction prevention switching control circuit
KR970077972A (en) Volume control device using encoder
KR970031194A (en) Power factor correction circuit of boost converter with simple circuit configuration
KR970019753A (en) Electronic cooker
KR940017093A (en) Single Phase Brushless DC Motor Drive Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application