KR950020968U - Highly integrated sense amplifier circuit - Google Patents

Highly integrated sense amplifier circuit

Info

Publication number
KR950020968U
KR950020968U KR2019930030885U KR930030885U KR950020968U KR 950020968 U KR950020968 U KR 950020968U KR 2019930030885 U KR2019930030885 U KR 2019930030885U KR 930030885 U KR930030885 U KR 930030885U KR 950020968 U KR950020968 U KR 950020968U
Authority
KR
South Korea
Prior art keywords
amplifier circuit
sense amplifier
highly integrated
integrated sense
highly
Prior art date
Application number
KR2019930030885U
Other languages
Korean (ko)
Other versions
KR200164670Y1 (en
Inventor
윤양근
Original Assignee
현대반도체주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 현대반도체주식회사 filed Critical 현대반도체주식회사
Priority to KR2019930030885U priority Critical patent/KR200164670Y1/en
Publication of KR950020968U publication Critical patent/KR950020968U/en
Application granted granted Critical
Publication of KR200164670Y1 publication Critical patent/KR200164670Y1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/08—Control thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1096—Write circuits, e.g. I/O line write drivers
KR2019930030885U 1993-12-30 1993-12-30 Sense amplifier circuit KR200164670Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019930030885U KR200164670Y1 (en) 1993-12-30 1993-12-30 Sense amplifier circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019930030885U KR200164670Y1 (en) 1993-12-30 1993-12-30 Sense amplifier circuit

Publications (2)

Publication Number Publication Date
KR950020968U true KR950020968U (en) 1995-07-26
KR200164670Y1 KR200164670Y1 (en) 2000-01-15

Family

ID=19373866

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019930030885U KR200164670Y1 (en) 1993-12-30 1993-12-30 Sense amplifier circuit

Country Status (1)

Country Link
KR (1) KR200164670Y1 (en)

Also Published As

Publication number Publication date
KR200164670Y1 (en) 2000-01-15

Similar Documents

Publication Publication Date Title
DE69420447T2 (en) amplifier
DE69224409T2 (en) Amplifier circuit
DE69505649D1 (en) AMPLIFIER CIRCUIT
DE69410067T2 (en) Transistor circuit
DE69427339D1 (en) Limiting circuit
DE69605571D1 (en) AMPLIFIER CIRCUIT
DE69314981D1 (en) Amplifier circuit
DE69223427T2 (en) Sense amplifier circuit
DE69410836D1 (en) Circuit
DE59308485D1 (en) Integrated circuit arrangement
DE69215184D1 (en) Integrated circuit
DE59309930D1 (en) Integrated circuit arrangement
DE69416474T2 (en) amplifier
DE69215995T2 (en) Amplifier circuit
DE69429970T2 (en) transistor circuit
DE59502827D1 (en) INTEGRATED CIRCUIT
KR950020968U (en) Highly integrated sense amplifier circuit
DE69212711T2 (en) Amplifier circuit
KR940027507U (en) Sense amplifier enable circuit
DE69313257D1 (en) circuit
DE9309825U1 (en) Circuit arrangement
KR950022237U (en) Integrated circuit
DE59608801D1 (en) INTEGRATED CIRCUIT
KR950020971U (en) ROM sense amplifier improvement circuit
KR950021812U (en) Normalization circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20070914

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee