KR950020628U - SDLC data switching device in parallel common bus - Google Patents

SDLC data switching device in parallel common bus

Info

Publication number
KR950020628U
KR950020628U KR2019930030169U KR930030169U KR950020628U KR 950020628 U KR950020628 U KR 950020628U KR 2019930030169 U KR2019930030169 U KR 2019930030169U KR 930030169 U KR930030169 U KR 930030169U KR 950020628 U KR950020628 U KR 950020628U
Authority
KR
South Korea
Prior art keywords
switching device
common bus
data switching
parallel common
sdlc data
Prior art date
Application number
KR2019930030169U
Other languages
Korean (ko)
Other versions
KR0121161Y1 (en
Inventor
최억우
Original Assignee
금성정보통신주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성정보통신주식회사 filed Critical 금성정보통신주식회사
Priority to KR2019930030169U priority Critical patent/KR0121161Y1/en
Publication of KR950020628U publication Critical patent/KR950020628U/en
Application granted granted Critical
Publication of KR0121161Y1 publication Critical patent/KR0121161Y1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/40006Architecture of a communication node
    • H04L12/40013Details regarding a bus controller
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
KR2019930030169U 1993-12-28 1993-12-28 Switching system in common parallel bus KR0121161Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019930030169U KR0121161Y1 (en) 1993-12-28 1993-12-28 Switching system in common parallel bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019930030169U KR0121161Y1 (en) 1993-12-28 1993-12-28 Switching system in common parallel bus

Publications (2)

Publication Number Publication Date
KR950020628U true KR950020628U (en) 1995-07-26
KR0121161Y1 KR0121161Y1 (en) 1998-07-15

Family

ID=19373190

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019930030169U KR0121161Y1 (en) 1993-12-28 1993-12-28 Switching system in common parallel bus

Country Status (1)

Country Link
KR (1) KR0121161Y1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100464329B1 (en) * 1998-02-09 2005-04-06 삼성전자주식회사 System and method to control / manage each port independently in communication board having multiple communication ports

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100464329B1 (en) * 1998-02-09 2005-04-06 삼성전자주식회사 System and method to control / manage each port independently in communication board having multiple communication ports

Also Published As

Publication number Publication date
KR0121161Y1 (en) 1998-07-15

Similar Documents

Publication Publication Date Title
DE69327576D1 (en) Parallel computer system
DE69426355D1 (en) Comprehensive data bus architecture
DE69429325D1 (en) Data switching device
DE69517870D1 (en) Data processing device
DE69420167D1 (en) Information processing device
DE69417793T2 (en) Information processing device
DE69410617D1 (en) DATA BUS
DE69422018T2 (en) INTERFACE DEVICE
DE69422537T2 (en) Information processing device
KR950020628U (en) SDLC data switching device in parallel common bus
DE69417036D1 (en) CARD DELAY RULE ARRANGEMENT
FI962098A0 (en) Data Processing Device
KR950021897U (en) Data receiving device in digital switching system
DE9315452U1 (en) Data entry device
KR950022181U (en) Time Division Data Exchange Device in Electronic Switching System
KR940027358U (en) I/O interface device
KR950001883U (en) Time input device data input device
KR950020611U (en) Data bus interface circuit
DE9314644U1 (en) Earthing device
BR7300103U (en) Improvement in forage-silage
BR7301739U (en) Improvement in telealarm
BR9301222A (en) Improvement in dendrometric apparatus
BR7302063U (en) Improvement in connection
BR7300551U (en) DEVICE INTRODUCED (BITRUNCING) IN BIFOCAL BLOCK
BR7301678U (en) Improvement in album

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030219

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee