KR950015226U - Bus arbitrator for multibus masters - Google Patents

Bus arbitrator for multibus masters

Info

Publication number
KR950015226U
KR950015226U KR2019930024750U KR930024750U KR950015226U KR 950015226 U KR950015226 U KR 950015226U KR 2019930024750 U KR2019930024750 U KR 2019930024750U KR 930024750 U KR930024750 U KR 930024750U KR 950015226 U KR950015226 U KR 950015226U
Authority
KR
South Korea
Prior art keywords
multibus
masters
bus arbitrator
arbitrator
bus
Prior art date
Application number
KR2019930024750U
Other languages
Korean (ko)
Other versions
KR950008789Y1 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to KR93024750U priority Critical patent/KR950008789Y1/en
Publication of KR950015226U publication Critical patent/KR950015226U/en
Application granted granted Critical
Publication of KR950008789Y1 publication Critical patent/KR950008789Y1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • G06F13/4031Coupling between buses using bus bridges with arbitration
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/3625Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a time dependent access
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
KR93024750U 1993-11-23 1993-11-23 Bus arbitration by multi bus master KR950008789Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR93024750U KR950008789Y1 (en) 1993-11-23 1993-11-23 Bus arbitration by multi bus master

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR93024750U KR950008789Y1 (en) 1993-11-23 1993-11-23 Bus arbitration by multi bus master

Publications (2)

Publication Number Publication Date
KR950015226U true KR950015226U (en) 1995-06-17
KR950008789Y1 KR950008789Y1 (en) 1995-10-14

Family

ID=19368519

Family Applications (1)

Application Number Title Priority Date Filing Date
KR93024750U KR950008789Y1 (en) 1993-11-23 1993-11-23 Bus arbitration by multi bus master

Country Status (1)

Country Link
KR (1) KR950008789Y1 (en)

Also Published As

Publication number Publication date
KR950008789Y1 (en) 1995-10-14

Similar Documents

Publication Publication Date Title
DE69132344D1 (en) Dynamic bus arbitration
DE69422750D1 (en) Serial bus system
DE69124194D1 (en) Bus driver circuit
KR960016410B1 (en) Arbitration logic for multiple bus computer system
DE3486299T2 (en) Bus arbitration system.
BR9203811A (en) BUS ASSIGNMENT CONTROLLER USING ARBITRATION RETENTION
FR2634919B1 (en) BUS INTERFACE FOR MICROPROCESSOR
DE69429908D1 (en) bus management
DE69314766D1 (en) Clock driver circuits
DE69131417T2 (en) Bus system
DE69432063T2 (en) bus controller
KR900008616A (en) Bus Driver Integrated Circuit
DE69404808D1 (en) Driver circuits
DE69729782D1 (en) bus arbiter
KR950015226U (en) Bus arbitrator for multibus masters
KR920013153U (en) Databus arbitrator in multiprocessor system
KR950010352U (en) Local bus arbitration circuit
GB9123484D0 (en) Arbiter for bus coupler
KR950007076U (en) Seat bus for seat bus
DE69518474D1 (en) Early arbitration
KR970047757U (en) Static RAM license arbitration circuit
DE9304981U1 (en) Bus system
FR2612662B1 (en) MEMORY ARBITRATION FOR VIDEO SUBSYSTEMS
KR970045644U (en) Bus arbitration circuit
FI924852A (en) Bus Driver Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
LAPS Lapse due to unpaid annual fee