KR950009386A - How to reduce scan time of PLC - Google Patents
How to reduce scan time of PLC Download PDFInfo
- Publication number
- KR950009386A KR950009386A KR1019930019491A KR930019491A KR950009386A KR 950009386 A KR950009386 A KR 950009386A KR 1019930019491 A KR1019930019491 A KR 1019930019491A KR 930019491 A KR930019491 A KR 930019491A KR 950009386 A KR950009386 A KR 950009386A
- Authority
- KR
- South Korea
- Prior art keywords
- plc
- command
- stored
- fetch
- dedicated lsi
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/11—Plc I-O input output
- G05B2219/1132—High speed bus between plc and plc or programming device
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/11—Plc I-O input output
- G05B2219/1147—Variable rate of scan
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Programmable Controllers (AREA)
Abstract
본 발명은 PLC의 스캔 타임 단축방법에 관한 것으로 PLC의 스캔타임 단축을 위해 PLC스캔장치의 전동LSI내부에 코드래치부, 웅용명령 판독부 폐치 저장부를 추가로 구비하여 PLC의 고속주행 하드웨어 처리명령과 CPU처리용 소프트 웨어 명령이 섞여 있는 경우, 전용 LSI가 처리할 수 없는 소프트 웨어 명령이었을 경우 프로그램카운터를 +1증가시켜 이 데이터를 페치 저장부에 저장하고, 하나의 응용명령이 전부 페치저장부의 램에 저장되었을 경우 전용LSI가 CPU에 소프트 웨어 명령처리를 요청하고 CPU가 페치-저장부를 읽어 명령을 처리하고 전용 LSI에 다음녕령을 처리하게 함으로써 PLC의 스캔타임을 단축시킨다.The present invention relates to a method for shortening the scan time of a PLC. In order to shorten the scan time of a PLC, a code latch unit and a grand command reading unit closing storage unit are additionally included in the motorized LSI of the PLC scan device. If the software instruction for CPU processing is mixed, if the software instruction cannot be handled by the dedicated LSI, the program counter is increased by +1 to store this data in the fetch storage, and all of the application instructions are stored in the fetch storage. If it is stored in the PC, the dedicated LSI requests the CPU to process the software command, and the CPU reads the fetch-store to process the command and the next LJ to process the next command.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 본 발명의 PLC의 데이타 스캔장치 회로블럭도.1 is a circuit block diagram of a data scanning device of a PLC of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930019491A KR0161830B1 (en) | 1993-09-23 | 1993-09-23 | The scan time reducing method for plc |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930019491A KR0161830B1 (en) | 1993-09-23 | 1993-09-23 | The scan time reducing method for plc |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950009386A true KR950009386A (en) | 1995-04-21 |
KR0161830B1 KR0161830B1 (en) | 1999-03-20 |
Family
ID=19364414
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930019491A KR0161830B1 (en) | 1993-09-23 | 1993-09-23 | The scan time reducing method for plc |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0161830B1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100972509B1 (en) * | 2003-03-19 | 2010-07-28 | 엘에스산전 주식회사 | Method for controlling scan program of programmable logic controller |
CN108227608B (en) * | 2016-12-15 | 2020-11-06 | 台达电子工业股份有限公司 | Dynamic scanning method and system based on PLC control |
-
1993
- 1993-09-23 KR KR1019930019491A patent/KR0161830B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR0161830B1 (en) | 1999-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900010553A (en) | Data processing apparatus which sets the number of execution clocks of one or both branches and comparison instructions to zero. | |
KR870010438A (en) | Information processing equipment | |
KR960001988A (en) | Data prefetch method and information processing apparatus therefor | |
KR880011667A (en) | How personal computers work | |
KR870011524A (en) | Stack Frame Cache on Microprocessor Chips | |
KR890007162A (en) | Data processing device | |
KR960029967A (en) | Digital signal processing method and apparatus, and memory cell readout method | |
DE68927451D1 (en) | Addressing microinstructions in a pipeline central unit (operating method, addressing method, cellar storage and central unit) | |
KR920001323A (en) | How processors work to improve computer performance by removing branches | |
US4747045A (en) | Information processing apparatus having an instruction prefetch circuit | |
KR920022090A (en) | Data processing unit | |
KR950009386A (en) | How to reduce scan time of PLC | |
KR950025532A (en) | Arithmetic processing unit | |
KR910005152A (en) | Information processing device | |
KR950015104A (en) | How to support indivisible cycle using bus monitor | |
KR890015124A (en) | Information processing device | |
KR920016931A (en) | Programmable controller | |
KR950005523B1 (en) | Step-run processing method of programmable logic controller | |
JPS6367695B2 (en) | ||
KR910006841A (en) | Data processing unit based on microprogram control | |
KR900013394A (en) | Microprocessor with Memory Buffer | |
JPS6252334B2 (en) | ||
JPS6421540A (en) | Lsi control circuit | |
KR970059915A (en) | Microprocessor interrupt handler | |
JPS63129495A (en) | Time recorder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
N231 | Notification of change of applicant | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
LAPS | Lapse due to unpaid annual fee |