KR950007278A - Band Integrated Filter - Google Patents

Band Integrated Filter Download PDF

Info

Publication number
KR950007278A
KR950007278A KR1019930016232A KR930016232A KR950007278A KR 950007278 A KR950007278 A KR 950007278A KR 1019930016232 A KR1019930016232 A KR 1019930016232A KR 930016232 A KR930016232 A KR 930016232A KR 950007278 A KR950007278 A KR 950007278A
Authority
KR
South Korea
Prior art keywords
data
band
band integrated
low
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019930016232A
Other languages
Korean (ko)
Other versions
KR0176468B1 (en
Inventor
정성현
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019930016232A priority Critical patent/KR0176468B1/en
Publication of KR950007278A publication Critical patent/KR950007278A/en
Application granted granted Critical
Publication of KR0176468B1 publication Critical patent/KR0176468B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H03H17/0225—Measures concerning the multipliers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H03H17/0227—Measures concerning the coefficients
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H03H17/0238—Measures concerning the arithmetic used

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

본 발명은 대역통합필터에 관한 것으로 저역데이타, 중역데이타, 제1고역데이타 및 제2고역 데이타를 입력하는 입력수단; 상기 저역 및 중역데이타를 선택하여 감산 및 가산처리한 후, 상기 제1 및 제2고역 데이터와 얻어진 1차 대역통합필터를 선택하여 감산 및 가산처리하는 데이터 선택수단; 상기 선택수단에서 감산 및 가산처리된 데이터와, 주어진 계수데이타를 승산하고 누적에서 저역, 중역 및 고역이 통합된 1차 및 2차 대역통합데이타를 발생하는 승산 및 누산수단; 및 상기 승산 및 누산수단에서 발생된 2차 대역통합데이타를 최종대역 통합 데이타로 출력하는 출력수단을 구비한 것을 특징으로 하는 대역통합필터를 특징으로 한다. 따라서, 본 발명의 대역통합필터는 회로 구성이 매우 간략화된다.The present invention relates to a band integrated filter, comprising: input means for inputting low-frequency data, mid-range data, first high-frequency data and second high-frequency data; Data selection means for selecting and subtracting the low- and mid-range data, and then subtracting and adding the first and second high-band data and the obtained primary band integrated filter; Multiplication and accumulating means for multiplying the data subtracted and added in said selection means with a given coefficient data and generating primary and secondary band integrated data in which low, mid and high frequencies are integrated in accumulation; And an output means for outputting the secondary band integrated data generated by the multiplication and accumulation means as final band integrated data. Therefore, the band integrated filter of the present invention has a very simple circuit configuration.

Description

대역 통합 필터Band Integrated Filter

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 의한 대역통합필터의 블럭도3 is a block diagram of a band integrated filter according to the present invention.

Claims (6)

저역데이타, 중역데이타, 제1고역데이타 및 제2고역 데이타를 입력하는 입력수단; 상기 저역 및 중역데이타를 선택하여 감산 및 가산처리한 후, 상기 제1 및 제2고역 데이터와 얻어진 1차 대역통합데이타를 선택하여 감산 및 가산처리하는 데이터 선택수단; 상기 데이타 선택수단에서 감산 및 가산처리된 데이터와, 주어진 계수데이타를 승산하고 누적에서 저역, 중역 및 고역이 통합된 1차 및 2차 대역통합데이타를 발생하는 승산 및 누산수단; 및 상기 승산 및 누산수단에서 발생된 2차 대역통합데이카를 최종 대역통합데이타로 출력하는 출력수단을 구비한 것을 특징으로 하는 대역통합필터.Input means for inputting low-frequency data, mid-range data, first high-frequency data and second high-frequency data; Data selection means for selecting and subtracting the low- and mid-range data, and then subtracting and adding the first and second high-band data and the obtained primary band integrated data; Multiplication and accumulating means for multiplying the data subtracted and added in said data selecting means with a given coefficient data and generating primary and secondary band integrated data in which low, mid and high frequencies are integrated in a cumulative manner; And output means for outputting the secondary band integrated data generated by the multiplication and accumulating means as final band integrated data. 제1항에 있어서, 상기 입력수단은 1워드의 저역데이타 1워드의 중역데이타 1워드의 제1고역데이타 및 1워드의 제2고역데이타의 4워드를 대역통합동기주기마다 입력하고 제1 및 제2고역데이타는 소정 지연시간동안 지연시키는 것을 특징으로 하는 대역통합필터.2. The apparatus of claim 1, wherein the input means inputs 1 word of low frequency data, 1 word of high frequency data, 1 word of first word, and 1 word of second high frequency data for each band integrated synchronization period. 2. The high frequency data is a band integrated filter, characterized in that delay for a predetermined delay time. 제2항에 있어서, 상기 데이터 선택수단은 상기 1차 대역통합데이타중 제1 및 21차 대역통합데이타를 선택하는 제1데이타선택기와, 상기 지연된 제1 및 제2고역데이터를 선택하는 제2데이타 선택기와, 상기 제1데이타선택기에서 선택된 데이타와 상기 저역데이타를 선택하는 제3데이타선택기와, 상기 제2데이타 선택기에서 선택된 데이터와 상기 중역데이타를 선택하는 제4데이타 선택기와, 상기 제3 및 제4데이타 선택기에서 각각 선택된 데이터를 감산하는 감산기와, 상기 제3 및 제4데이타 선택기에서 각각 선택된 데이터를 가산하는 가산기를 구비한 것을 특징으로 하는 대역통합필터.3. The apparatus of claim 2, wherein the data selecting means comprises: a first data selector for selecting first and 21st band integrated data among the first band integrated data, and second data for selecting the delayed first and second high frequency data; A selector, a third data selector for selecting the low frequency data and the data selected by the first data selector, a fourth data selector for selecting the data selected in the second data selector and the midrange data, and the third and the third data selectors. And a subtractor for subtracting the data selected from each of the four data selectors, and an adder for adding the data selected from the third and fourth data selectors, respectively. 제3항에 있어서, 상기 승산 및 누산 수단은 상기 데이타 선택수단의 감산 및 가산결과를 저장하는 기입 및 독술 가능한 제1메모리와, 감산 및 가산 계수치를 저장한 제2메모리와, 상기 제1메모리에서 독출된 데이타를 저장하는 제1레지스터와, 상기 제2메모리에서 독출된 데이타를 저장하는 제2레지스터와 상기 제1 및 제2레지스터에 저장된 데이타를 승산하는 승산기와, 상기 승산기에 승산된 결과를 누산하는 누산기를 구비한 것을 특징으로 하는 대역통합필터.4. The apparatus according to claim 3, wherein the multiplication and accumulating means comprises: a writeable and readable first memory for storing the subtraction and addition results of the data selection means, a second memory for storing the subtraction and addition coefficients, and the first memory; A multiplier for multiplying a first register for storing read data, a second register for storing data read from the second memory, and data stored in the first and second registers, and a result of multiplying the multiplier Band integrated filter comprising an accumulator. 제4항에 있어서, 상기 제1메모리는 상기 저역과 중역데이타의 감산 및 가산 결과를 각각 저장하는 제1 및 제2저장영역이고, 상기 저역과 중역 데이타의 대역통합된 제1 및 제2 1차 대역통합데이타를 각각 저장하며, 상기 제1 및 제2 1차 대역통합데이타와 상기 제1 및 제2고역데이터와 감산 및 가산결과와 대역통합결과인 제1 및 제22차 대역통합데이타를 각각 저장하는 제3 및 제4 저장영역을 포함하는 것을 특징으로 하는 대역통합필터.5. The apparatus of claim 4, wherein the first memory includes first and second storage areas for storing subtraction and addition results of the low and mid range data, respectively, and the band-integrated first and second primary data of the low and mid range data. Respectively, and stores the first and second primary band integrated data, the first and second high-band data, and the first and the second 22nd band integrated data which are subtraction, addition, and band integration results, respectively. And a third and a fourth storage area. 제5항에 있어서, 상기 승산 및 누산기는 상기 제1메모리의 소정영역에 저장된 데이터와 상기 제2메모리에 저장된 복수의 감산 및 가산계수치를 병렬처리방식으로 승산하고 누산하는 것을 특징으로 하는 대역통합필터.6. The band integrated filter of claim 5, wherein the multiplier and the accumulator multiply and accumulate the data stored in the predetermined area of the first memory and the plurality of subtraction and addition coefficients stored in the second memory in a parallel processing method. . ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930016232A 1993-08-20 1993-08-20 Band Integrated Filter Expired - Fee Related KR0176468B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930016232A KR0176468B1 (en) 1993-08-20 1993-08-20 Band Integrated Filter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930016232A KR0176468B1 (en) 1993-08-20 1993-08-20 Band Integrated Filter

Publications (2)

Publication Number Publication Date
KR950007278A true KR950007278A (en) 1995-03-21
KR0176468B1 KR0176468B1 (en) 1999-04-01

Family

ID=19361671

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930016232A Expired - Fee Related KR0176468B1 (en) 1993-08-20 1993-08-20 Band Integrated Filter

Country Status (1)

Country Link
KR (1) KR0176468B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020045881A (en) * 2000-12-11 2002-06-20 구자홍 the method of clothes drying

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020045881A (en) * 2000-12-11 2002-06-20 구자홍 the method of clothes drying

Also Published As

Publication number Publication date
KR0176468B1 (en) 1999-04-01

Similar Documents

Publication Publication Date Title
Guo et al. Two high-performance adaptive filter implementation schemes using distributed arithmetic
EP0275979A2 (en) Circuit for computing the quantized coefficient discrete cosine transform of digital signal samples
KR910021013A (en) Digital filter circuit
KR970073215A (en) Stereo Implementation Devices and Methods for Table Investigation
KR100286601B1 (en) Secondary interpolation method and apparatus
Harize et al. A methodology for implementing decimator FIR filters on FPGA
CN113556101B (en) IIR filter and data processing method thereof
US4231277A (en) Process for forming musical tones
KR950007278A (en) Band Integrated Filter
KR100326746B1 (en) System and method for approximating nonlinear functions
US20040128335A1 (en) Fast fourier transform (FFT) butterfly calculations in two cycles
US6141674A (en) Reducing the hardware cost of a bank of multipliers by combining shared terms
US5740091A (en) IIR type digital filter
US11132296B1 (en) Linear interpolator of tabulated functions
JPH04222111A (en) Digital filter
Raj et al. A paradigm of distributed arithmetic (DA) approaches for digital FIR filter
JPH03170031A (en) Method and device for filtering weight signal
US6012078A (en) Calculation unit
Iruleswari et al. Design and Implementation of distributed arithmetic technique based FIR filter using lookup table
KR0149323B1 (en) Digital Audio Volume Control
US20010016864A1 (en) Computing unit for signal processing
KR970024537A (en) Multi-stage decimation half band filter with multiplier-free structure
KR100408020B1 (en) Computation device for digital signal processing
JP2561030B2 (en) Discrete cosine transform device
KR960008223B1 (en) Digital filter

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19930820

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19951103

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19930820

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19980624

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19981020

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19981113

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19981113

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20011030

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20021031

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20031030

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20041029

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20051028

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20061030

Start annual number: 9

End annual number: 9

FPAY Annual fee payment

Payment date: 20071030

Year of fee payment: 10

PR1001 Payment of annual fee

Payment date: 20071030

Start annual number: 10

End annual number: 10

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20091010