KR940020216A - To control mode test speed - Google Patents

To control mode test speed Download PDF

Info

Publication number
KR940020216A
KR940020216A KR1019930002979A KR930002979A KR940020216A KR 940020216 A KR940020216 A KR 940020216A KR 1019930002979 A KR1019930002979 A KR 1019930002979A KR 930002979 A KR930002979 A KR 930002979A KR 940020216 A KR940020216 A KR 940020216A
Authority
KR
South Korea
Prior art keywords
mode
speed
time
adjustment
test
Prior art date
Application number
KR1019930002979A
Other languages
Korean (ko)
Other versions
KR0176460B1 (en
Inventor
이상수
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019930002979A priority Critical patent/KR0176460B1/en
Publication of KR940020216A publication Critical patent/KR940020216A/en
Application granted granted Critical
Publication of KR0176460B1 publication Critical patent/KR0176460B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N17/00—Diagnosis, testing or measuring for television systems or their details
    • H04N17/04—Diagnosis, testing or measuring for television systems or their details for receivers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31701—Arrangements for setting the Unit Under Test [UUT] in a test mode

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Biomedical Technology (AREA)
  • General Health & Medical Sciences (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Feedback Control In General (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)

Abstract

이 발명은 모드 테스트 속도 제어 방법에 관한 것이다.The present invention relates to a mode test rate control method.

노말 모드에서 테스트 모드키가 입력되어 PWM 조정 모드의 조정 속도를 소정의 배속으로 증가시키는 과정과, 리얼 타임과 관계있는 모드는 소정의 배속으로 시간을 증간시켜 카운트하는 과정으로 구성되어, 리얼 타임의 경우에 1분의 시간을 1초로 동작할 수 있도록 60배속으로 타임을 증가시켜 24시간의 편차의 변화를 24분후에 확인할 수 있고 또한, PWM 제어 모드에 있어서도 노말 제어 속도보다 수배속으로 증감하여 테스트 할 수 있으므로 인하여조정에 필요로하는 시간을 수배로 단축할 수 있어 라인의 조정 타임(라인 생산성)을 대폭적으로 단축시킬 수 있다.In the normal mode, the test mode key is input to increase the adjustment speed of the PWM adjustment mode at a predetermined double speed, and a mode related to real time consists of a process of increasing the time at a predetermined double speed to count the real time. In this case, it is possible to check the change of the deviation of 24 hours after 24 minutes by increasing the time at 60 times speed so that the 1 minute time can be operated at 1 second.In addition, in the PWM control mode, it is increased and decreased at several times the normal control speed. As a result, the time required for adjustment can be reduced several times, and the line adjustment time (line productivity) can be significantly reduced.

Description

모드 테스트 속도 제어 방법To control mode test speed

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 이 발명에 따른 모드 테스트 속도 제어 방법을 수행하기 위한 회로를 간략하게 나타낸 블럭도.1 is a block diagram briefly showing a circuit for performing a mode test rate control method according to the present invention.

제4도는 이 발명에 따른 모드 테스트 속도 제어 방법의 일실시예를 나타낸 도면,4 is a view showing an embodiment of a mode test speed control method according to the present invention;

제5도는 이 발명에 따른 리얼 타임 편차 테스트의 일실시예를 나타낸 도면.5 illustrates one embodiment of a real time deviation test in accordance with the present invention.

Claims (1)

마이콤을 이용하여 테스트 모드에서 리얼 타임 편차의 변호와 PWM조정 모드를 테스트하는 방법에 있어서, 노말 모드에서 테스트 모드키가 입력되면 PWM 조정 모드의 조정 속도를 소정의 배속으로 증가시켜 선택된 모드의 최저와 최고의 값에 도달하는 시간을 단축시키는 과정과, 리얼 타임과 관계있는 모드는 소정의 배속으로 시간을 증가시켜 카운트하는 과정과, 상기 테스트 모드에서 지움키를 입력하면 강제로 시스템 초기화를 행하여 이전에 조정된 모든 데이터를 클리어시키고 셋트의 상태를 출하조건으로 만드는 과정으로 이루어지는 모드 테스트 속도 제어 방법In the method of testing the real time deviation of the test mode and the PWM adjustment mode by using a microcomputer, when the test mode key is input in the normal mode, the adjustment speed of the PWM adjustment mode is increased to a predetermined double speed to achieve the lowest In the process of shortening the time to reach the highest value, the mode related to real time increases the time at a predetermined speed and counts, and when the erase key is pressed in the test mode, the system is forcibly adjusted by the initialization. Mode test speed control method which consists of clearing all the data and making the state of the set as the shipping condition. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930002979A 1993-02-26 1993-02-26 Method for controlling test mode KR0176460B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930002979A KR0176460B1 (en) 1993-02-26 1993-02-26 Method for controlling test mode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930002979A KR0176460B1 (en) 1993-02-26 1993-02-26 Method for controlling test mode

Publications (2)

Publication Number Publication Date
KR940020216A true KR940020216A (en) 1994-09-15
KR0176460B1 KR0176460B1 (en) 1999-05-01

Family

ID=19351450

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930002979A KR0176460B1 (en) 1993-02-26 1993-02-26 Method for controlling test mode

Country Status (1)

Country Link
KR (1) KR0176460B1 (en)

Also Published As

Publication number Publication date
KR0176460B1 (en) 1999-05-01

Similar Documents

Publication Publication Date Title
KR910009072A (en) Step control method using PWM
KR960008489A (en) L.C.D control signal output circuit when data enable signal is input
KR940020216A (en) To control mode test speed
KR920013332A (en) Key control method of cassette tape recorder and apparatus therefor
KR930008860A (en) Data output control circuit
KR950002246A (en) Full code test method and device
SU1198507A2 (en) Device for comparing number of ones in binary codes
KR930020465A (en) EEPROM automatic interface control circuit
KR960042353A (en) Method and device for setting function key of monitoring device
KR930005643A (en) Time control device and method of low frequency treatment device
SU1522215A2 (en) Device for checking flufilment of programs
SU1368858A1 (en) Self-monitoring device for programmed control
KR860008502A (en) Detect signal stretcher
KR970031993A (en) Brightness Control Method by Channel in Television Receiver
KR950003997A (en) Automatic recognition device of memory map type I / O area
KR970012089A (en) Key Matrix Circuit and Key Recognition Method
KR940016065A (en) One touch time setting method
JPH02184908A (en) Information processor
KR910017868A (en) Power automatic release circuit
JPS56101205A (en) Program device
KR960011666A (en) Improved Bit Value Determination
KR890010741A (en) Data classification device using pipeline structure
KR950006475A (en) Key matrix key switch drive control circuit
JPS5725048A (en) Memory error check and control system
KR960003097A (en) Pulse size judgment reference value setting method

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20061030

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee