KR940018856A - Recording data simultaneous recording circuit - Google Patents

Recording data simultaneous recording circuit Download PDF

Info

Publication number
KR940018856A
KR940018856A KR1019930000245A KR930000245A KR940018856A KR 940018856 A KR940018856 A KR 940018856A KR 1019930000245 A KR1019930000245 A KR 1019930000245A KR 930000245 A KR930000245 A KR 930000245A KR 940018856 A KR940018856 A KR 940018856A
Authority
KR
South Korea
Prior art keywords
osd
recording
video
mixer
recorded
Prior art date
Application number
KR1019930000245A
Other languages
Korean (ko)
Inventor
곽병호
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019930000245A priority Critical patent/KR940018856A/en
Publication of KR940018856A publication Critical patent/KR940018856A/en

Links

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

이 발명은 녹화시의 날짜와 시간을 동시에 녹화하기 위한 것으로서, 더욱 상세하게는 동시 녹화할 문자를 제공받아 비데오 신호와 믹서하는 제1OSD믹서부(30) 를 비데오 프로세서(40)의 입력단에 연결하고, 상기 비데오 프로세서(40)의 출력단에 비녹화 문자 데이타를 상기 비데오 프로세서(40)에서 출력되는 신호와 믹서하여 화면에 출력하는 제2 OSD믹서부(50)를 연결하여, 각 프로그램마다 녹화 초기에 일정시간동안 녹화시의 날짜와 시간이 동시에 녹화되도록 함으로써 각 프로그램이 언제 녹화되었는지 쉽게 구별할 수 있도록 하여 유저에게 편리함을 줄수 있다.The present invention is to record the date and time at the same time when recording, and more specifically, to connect the first OSD mixer unit 30, which is provided with a character to be recorded at the same time and the video signal to the input terminal of the video processor 40, And a second OSD mixer 50 for mixing the non-recorded text data with the signal output from the video processor 40 and outputting it to the screen at the output terminal of the video processor 40, so that each program is initially recorded. By recording the date and time when recording for a certain time at the same time, it is convenient for the user to easily distinguish when each program was recorded.

Description

녹화 데이타 동시 녹화회로Recording data simultaneous recording circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 이 발명에 따른 녹화 데이타 동시 녹화회로의 일실시예를 나타낸 블럭도, 제2도는 이 발명에 따른 녹화 데이타 동시 녹화를 수행하기 위한 흐름도이다.1 is a block diagram showing an embodiment of a recording data simultaneous recording circuit according to the present invention, and FIG. 2 is a flowchart for performing simultaneous recording of recording data according to the present invention.

Claims (1)

예약 녹화 데이타와 동시 녹화 모드 선택과 OSD 문자 녹화 시간을 설정할 수 있는 키 입력부(5)와, 상기 키 입력부(5)에 연결되어 상기 키 입력부(5)를 통해 제공되는 데이타에 따라 시스템 전체를 제어하는 마이콤(10)과 상기 마이콤(10)에 연결되어 상기 마이콤(10)의 제어에 따라 동시 녹화할 문자, 비녹화 문자를 선택적으로 출력하는 OSD 제어부(30)와, 제1입력단은 비데오 입력단(Video in)과 결합되고 제2 입력단은 상기 OSD제어부(20)에 연결되어 상기 OSD제어부(20)로부터 동시 녹화할 문자가 제공되면 비데오 입력단(Video in)을 통해 제공되는 비데오 신호와 믹서하여 출력하는 제1 OSD믹서부(30)와, 상기 제1 OSD믹서부(30)의 출력단에 연결되어 상기 제1 OSD믹서부(30)의 출력을 프로그램 비데오 신호로서 처리하는 비데오 프로세서(40)와, 제1입력단은 상기 비데오 프로세서(40)와 결합하고 제2입력단은 상기 OSD 제어부(20)의 출력단에 연결되어 상기 비데오 프로세서(40)에서 출력되는 비데오 신호와 상기 OSD제어부(20)으로부터 출력되는 OSD 문자신호를 믹서하여 비데오 출력단(Video out)을 통해 출력하는 제2 OSD믹서부(50)로 이루어지며, 상기 마이콤(10)은 예약된 날짜와 시간이 되고 동시 녹화 모드로 판별되면 상기 OSD제어부(20)가 제1 OSD믹서부(30)에서 동시 녹화할 문자 데이타를 출력하고 제2 OSD믹서부(50)에는 비녹화 문자 데이타를 출력하도록 제어하여 설정된 OSD 문자 녹화 시간동안 녹화시의 날짜와 시간이 프로그램과 중첩되어 녹화가 이루어지도록 하는 것을 특징으로 하는 녹화 데이타 동시 녹화회로.Key input unit 5 for setting scheduled recording data, simultaneous recording mode selection and OSD character recording time, and controlling the entire system according to data provided through the key input unit 5 connected to the key input unit 5 An OSD control unit 30 connected to the microcomputer 10 and the microcomputer 10 and selectively outputting a character to be recorded simultaneously and non-recording characters under the control of the microcomputer 10, and the first input terminal comprises a video input terminal ( Video in) and the second input terminal is connected to the OSD control unit 20 when the character to be recorded at the same time from the OSD control unit 20 is provided by mixing with the video signal provided through the video input (Video in) to output A video processor 40 connected to a first OSD mixer 30 and an output terminal of the first OSD mixer 30 to process an output of the first OSD mixer 30 as a program video signal; 1 input is the video pro And a second input terminal is connected to an output terminal of the OSD control unit 20 so as to mix a video signal output from the video processor 40 and an OSD text signal output from the OSD control unit 20. And a second OSD mixer 50 for outputting through a video out. When the microcomputer 10 reaches a reserved date and time and is determined to be in a simultaneous recording mode, the OSD controller 20 may display a first OSD. The mixer 30 outputs text data to be recorded simultaneously, and the second OSD mixer 50 outputs non-recorded text data so that the date and time of recording are overlaid with the program during the set OSD text recording time. And recording data simultaneously recording circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930000245A 1993-01-11 1993-01-11 Recording data simultaneous recording circuit KR940018856A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930000245A KR940018856A (en) 1993-01-11 1993-01-11 Recording data simultaneous recording circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930000245A KR940018856A (en) 1993-01-11 1993-01-11 Recording data simultaneous recording circuit

Publications (1)

Publication Number Publication Date
KR940018856A true KR940018856A (en) 1994-08-19

Family

ID=66865932

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930000245A KR940018856A (en) 1993-01-11 1993-01-11 Recording data simultaneous recording circuit

Country Status (1)

Country Link
KR (1) KR940018856A (en)

Similar Documents

Publication Publication Date Title
KR940023229A (en) Automatic display device of auxiliary video information during audio muting
KR940018856A (en) Recording data simultaneous recording circuit
KR920020434A (en) How to set copy speed for double deck VCR
KR940005554Y1 (en) Circuit for displaying recording signal with picture-in -picture function in video cassette recorder
JPS63187978A (en) On screen display device
KR930002517Y1 (en) Recording control circuit of vtr
KR930022836A (en) Synchronization Detection Circuit Using Complex Synchronization
KR100191163B1 (en) Synchronism detecting circuit
KR950001720A (en) Date / Time Record Processing Circuit
KR940006897B1 (en) Method of recording preservably program in vcr
KR910001216B1 (en) Character editing circuit using on-screen display
KR970063231A (en) How to control the current time and tape count display in TVCR
KR970064162A (en) Functional display device and method of composite video device
KR970057228A (en) On-Screen Display Displays and Methods for Color TV
KR970003163A (en) PDC recording auto execution method by video plus
KR980009526U (en) OSD overlapping prevention system during playback / recording by multiple VSI connection
KR950008335A (en) Effective key display method and apparatus
KR940005120A (en) TV manufacturer and display device
KR980004896A (en) OSD screen in VCR Character information recording device
KR950002433A (en) Control mode skip processing
KR890007282A (en) Still and Pose Time Display Circuits
KR960033061A (en) Character display device of video equipment having audio output function
KR970012631A (en) Recording Editing Control Device and Method for Tele Video (TVCR) using Graphic / Character
KR970071771A (en) How to perform on-time function of composite video recording and playback device
KR970007917A (en) Apparatus and method for controlling key input in video cassette recorder

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application