KR940018175U - Elastic buffer circuit - Google Patents
Elastic buffer circuitInfo
- Publication number
- KR940018175U KR940018175U KR2019920027959U KR920027959U KR940018175U KR 940018175 U KR940018175 U KR 940018175U KR 2019920027959 U KR2019920027959 U KR 2019920027959U KR 920027959 U KR920027959 U KR 920027959U KR 940018175 U KR940018175 U KR 940018175U
- Authority
- KR
- South Korea
- Prior art keywords
- buffer circuit
- elastic buffer
- elastic
- circuit
- buffer
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1063—Control signal output circuits, e.g. status or busy flags, feedback command signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019920027959U KR0122851Y1 (en) | 1992-12-30 | 1992-12-30 | Buffer circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019920027959U KR0122851Y1 (en) | 1992-12-30 | 1992-12-30 | Buffer circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR940018175U true KR940018175U (en) | 1994-07-30 |
KR0122851Y1 KR0122851Y1 (en) | 1999-02-18 |
Family
ID=19348954
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019920027959U KR0122851Y1 (en) | 1992-12-30 | 1992-12-30 | Buffer circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0122851Y1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100340727B1 (en) * | 1999-09-08 | 2002-06-15 | 서평원 | A device of pointer controller for elastic buffer |
-
1992
- 1992-12-30 KR KR2019920027959U patent/KR0122851Y1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100340727B1 (en) * | 1999-09-08 | 2002-06-15 | 서평원 | A device of pointer controller for elastic buffer |
Also Published As
Publication number | Publication date |
---|---|
KR0122851Y1 (en) | 1999-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69118953T2 (en) | Buffer circuit | |
DE69412667T2 (en) | Overvoltage-tolerant output buffer circuit | |
DE69431266T2 (en) | buffer circuits | |
DE69308978T2 (en) | Delay circuit | |
DE69317213D1 (en) | Output buffer circuits | |
DE69216773T2 (en) | Output buffer circuit | |
DE69317350D1 (en) | Comparison circuit | |
DE69404726T2 (en) | Interface circuit | |
DE69115551T2 (en) | Buffer circuit | |
DE69216663D1 (en) | Circuit | |
DE69427339D1 (en) | Limiting circuit | |
DE59304283D1 (en) | Circuit arrangement | |
DE69223676T2 (en) | Output buffer circuit | |
DE69410836T2 (en) | Circuit | |
KR940018175U (en) | Elastic buffer circuit | |
FI347U1 (en) | Elastic golvkonstruktion | |
DE69323684T2 (en) | Delay circuit | |
DE69027516D1 (en) | Buffer circuit | |
DE69126401D1 (en) | Buffer circuit | |
KR940021417U (en) | Output buffer circuit | |
KR930003783U (en) | Input buffer circuit | |
DE59303835D1 (en) | Circuit arrangement | |
DE9209570U1 (en) | Circuit arrangement | |
DE69313257D1 (en) | circuit | |
DE9309825U1 (en) | Circuit arrangement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20030219 Year of fee payment: 6 |
|
LAPS | Lapse due to unpaid annual fee |