KR940017234A - Frequency Modulation Detection Circuit - Google Patents

Frequency Modulation Detection Circuit Download PDF

Info

Publication number
KR940017234A
KR940017234A KR1019920023942A KR920023942A KR940017234A KR 940017234 A KR940017234 A KR 940017234A KR 1019920023942 A KR1019920023942 A KR 1019920023942A KR 920023942 A KR920023942 A KR 920023942A KR 940017234 A KR940017234 A KR 940017234A
Authority
KR
South Korea
Prior art keywords
frequency
amplifier
signal
circuit
pass filter
Prior art date
Application number
KR1019920023942A
Other languages
Korean (ko)
Other versions
KR950012956B1 (en
Inventor
문경태
안병권
한창석
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019920023942A priority Critical patent/KR950012956B1/en
Publication of KR940017234A publication Critical patent/KR940017234A/en
Application granted granted Critical
Publication of KR950012956B1 publication Critical patent/KR950012956B1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal

Landscapes

  • Superheterodyne Receivers (AREA)
  • Networks Using Active Elements (AREA)

Abstract

이 발명은 주파수 검파회로에 관한 것으로서, 주파수 위상 특성을 가지는 탱크코일을 사용할 경우 검파회로를 한 집적회로 내에 내장할 수 없으므로 입력되는 FM신호를 90°쉬프트시키는 저역 통과 필터(1)와, 상기 저역 통과 필터(1)에 의해 감쇄된 신호를 입력으로 받아 그 신호를 증폭시키는 제1증폭기(2)와, 상기 제1증폭기에 연결되는 밴드 패스 필터는 제2증폭기(3)와 피드백으로 연결된 밴드 리젝트 필터(4)로 이루어져 제1증폭기(2)에서 출력되는 신호를 제2증폭기(3)의 이득을 조절함으로써 주파수 위상 변환 특성을 조절하여 탱크 코일의 주파수 위상 변환 특성을 가지게 함으로써 단일 집적회로내에 주파수 변조 검파회로를 내장할 수 있다.The present invention relates to a frequency detection circuit, and when a tank coil having a frequency phase characteristic is used, a low pass filter (1) for shifting the input FM signal by 90 ° because the detection circuit cannot be embedded in one integrated circuit, and the low pass. The first amplifier 2 receiving the signal attenuated by the pass filter 1 as an input and amplifying the signal, and the band pass filter connected to the first amplifier, are connected to the second amplifier 3 by a feedback. It consists of a jet filter (4) in the signal output from the first amplifier (2) by adjusting the gain of the second amplifier (3) by adjusting the frequency phase conversion characteristics to have the frequency phase conversion characteristics of the tank coil in a single integrated circuit A frequency modulation detection circuit can be built in.

Description

주파수 변조 검파회로Frequency Modulation Detection Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 이 고안에 따른 주파수 변조 검파회로의 일실시예를 나타낸 회로도.2 is a circuit diagram showing an embodiment of a frequency modulation detection circuit according to the present invention.

Claims (3)

입력신호인 주파수 변환신호를 주파수 및 위상 변환 하는 주파수 위상 변환회로(10)와, 상기 주파수 위상 변환회로(10)의 출력신호와 입력 신호인 주파수 변조 신호와의 위상차에 의해 검파된 파형을 출력하는 위상 검파기(20)와, 상기 위상 검파기(20)의 출력 파형을 적분하여 음성신호로 출력하는 저역 통과 필터(30)로 이루어진 주파수 변조 검파회로에 있어서, 상기 주파수 위상 변환회로(10)는 입력되는 주파수 변조 신호를 90°쉬프트시키는 제1 저역 통과 필터(1)와, 상기 제1 저역통과 필터(1)에 의해 감쇄된 신호를 입력으로 받아 그 신호를 증폭시키는 제1증폭기(2)와, 상기 제2증폭기(2)에 연결되는 밴드 패스 필터(6)로 이루어진 것을 특징으로 하는 주파수 변조 검파회로.A frequency phase shifting circuit 10 for frequency and phase shifting a frequency conversion signal as an input signal and a waveform detected by a phase difference between an output signal of the frequency phase shifting circuit 10 and a frequency modulated signal as an input signal are outputted. In the frequency modulation detection circuit comprising a phase detector 20 and a low pass filter 30 for integrating the output waveform of the phase detector 20 and outputting it as a voice signal, the frequency phase conversion circuit 10 is inputted. A first low pass filter 1 for shifting a frequency modulated signal by 90 °, a first amplifier 2 for receiving a signal attenuated by the first low pass filter 1 and amplifying the signal; And a band pass filter (6) connected to the second amplifier (2). 제1항에 있어서, 상기 주파수 위상 변환회로(10)의 밴드 패스 필터(6)는 상기 제1증폭기(2)에 연결되는 제2증폭기(3)와, 상기 제2증폭기(3)에 피드백으로 연결되는 밴드 리젝트 필터(4)로 이루어지는 것을 특징으로 하는 주파수 변조 검파회로.2. The band pass filter (6) of the frequency phase shift circuit (10) according to claim 1, wherein a second amplifier (3) connected to the first amplifier (2) and feedback to the second amplifier (3). A frequency modulation detection circuit comprising a band reject filter (4) to be connected. 제1항에 있어서, 상기 주파수 위상 변환회로(10)의 제1증폭기(2)에서 출력하는 신호를 제2증폭기(3)의 이득을 조절함으로써 주파수 위상 변환 특성을 조절하는 회로인 것을 특징으로 하는 주파수 변조 검파회로.2. A circuit according to claim 1, characterized in that the circuit for adjusting the frequency phase shift characteristic by adjusting the gain of the second amplifier 3 for the signal output from the first amplifier 2 of the frequency phase shift circuit 10; Frequency Modulation Detection Circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920023942A 1992-12-11 1992-12-11 Frequency modulated detection circuit KR950012956B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920023942A KR950012956B1 (en) 1992-12-11 1992-12-11 Frequency modulated detection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920023942A KR950012956B1 (en) 1992-12-11 1992-12-11 Frequency modulated detection circuit

Publications (2)

Publication Number Publication Date
KR940017234A true KR940017234A (en) 1994-07-26
KR950012956B1 KR950012956B1 (en) 1995-10-23

Family

ID=19345256

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920023942A KR950012956B1 (en) 1992-12-11 1992-12-11 Frequency modulated detection circuit

Country Status (1)

Country Link
KR (1) KR950012956B1 (en)

Also Published As

Publication number Publication date
KR950012956B1 (en) 1995-10-23

Similar Documents

Publication Publication Date Title
TW331681B (en) Wide-band low-noise low-crossover distortion receiver
KR970031450A (en) Frequency Converter and Radio Receiver Using the Same
KR920702081A (en) Automatic gain control circuit
KR950701468A (en) Parallel non-tuned intermediate frequency amplifiers supply signals from each of the television's first detectors through their respective input filters
KR940017278A (en) Radio receiver
KR870001706A (en) Frequency converter
KR910021177A (en) Acoustic additional circuit
DK0760954T3 (en) Phase Noise Detector
KR940017234A (en) Frequency Modulation Detection Circuit
KR890016850A (en) Mode discrimination circuit
KR920005458A (en) Amplification circuit
KR840002782A (en) Random Frequency Offset Device for Multi Transmitter Simultaneous Broadcast Radio Communication System
KR950007290A (en) Frequency demodulation circuit
US4862097A (en) Pulsating noise removal device
EP0182664A3 (en) Low noise oscillator
KR870011749A (en) amplifier
KR910013696A (en) Analog filter circuit
KR900005712A (en) Receiver and Tone Control Circuit
JPH0256106A (en) Low distortion amplifier
KR910021079A (en) Reception sensitivity control circuit of telephone
SU1536324A1 (en) Frequency converter
KR920011105A (en) Cell phone SAT PLL
SU540344A1 (en) Phase Difference Modulation Signal Detector
KR950004721A (en) Intermodulation Distortion Signal Elimination Circuit for Linear Amplifier
KR830004723A (en) Noise reduction circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010906

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee