KR940001482Y1 - Auto-matching circuit for mixer stage of satellite broadcasting tuner - Google Patents
Auto-matching circuit for mixer stage of satellite broadcasting tuner Download PDFInfo
- Publication number
- KR940001482Y1 KR940001482Y1 KR2019910018236U KR910018236U KR940001482Y1 KR 940001482 Y1 KR940001482 Y1 KR 940001482Y1 KR 2019910018236 U KR2019910018236 U KR 2019910018236U KR 910018236 U KR910018236 U KR 910018236U KR 940001482 Y1 KR940001482 Y1 KR 940001482Y1
- Authority
- KR
- South Korea
- Prior art keywords
- matching
- mixer
- satellite broadcasting
- auto
- mixer stage
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/38—Impedance-matching networks
Landscapes
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
Abstract
내용 없음.No content.
Description
제1도는 종래의 믹서단 매칭 회로도.1 is a conventional mixer stage matching circuit diagram.
제2도는 본 고안의 회로도.2 is a circuit diagram of the present invention.
*도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
A1: RF앰프 F1: 입력필터A 1 : RF Amplifier F 1 : Input Filter
M1: 믹서 O1: 발진기M 1 : Mixer O 1 : Oscillator
C1: 커플링 콘덴서 C2,C3: 매칭콘덴서C 1 : coupling capacitor C 2, C 3 : matching capacitor
D1: 바랙터 다이오드 B1, B2: 바이어스 저항D 1 : varactor diode B 1 , B 2 : bias resistor
본 고안은 위성방송 시스템의 DBS튜너에 관한 것으로, 특히 RF입력 필터단과 믹서단 사이의 매칭을 최적화하여 변환손실 및 이득편차 특성을 개선하기 위한 위성방송튜너의 믹서단 오토매칭 회로에 관한 것이다.The present invention relates to a DBS tuner of a satellite broadcasting system, and more particularly, to an automatic matching circuit of a mixer stage of a satellite broadcasting tuner for optimizing matching between an RF input filter stage and a mixer stage to improve conversion loss and gain deviation characteristics.
일반적인 DBS튜너의 믹서단 매칭 회로는 제1도에서 참조되는 바와같이 콘덴서(C1)로 구성되고 있다.The mixer stage matching circuit of a general DBS tuner is composed of a capacitor C 1 as referred to in FIG.
따라서 RF앰프(A1)와 입력 필터(F1)를 거친 950-1750MHz의 RF신호는 상기 매칭 콘덴서(C1)를 통하여 믹서(M1)에 결합되어 발진기(O1)의 국부발진 주파수로 믹싱된다. 그 결과 48MHz대의 1F신호가 얻어진다.Therefore, the RF signal of 950-1750 MHz passing through the RF amplifier A 1 and the input filter F 1 is coupled to the mixer M 1 through the matching capacitor C 1 to the local oscillation frequency of the oscillator O 1 . Are mixed. As a result, a 1F signal in the 48 MHz band is obtained.
그런데 상기와같은 입력필터(F1)와 믹서(M1)사이의 콘덴서(C1) 매칭은 광대역의 입력신호(950-1750MHz)에 대해 안정된 매칭을 얻을 수 없다.However, the matching of the capacitor C 1 between the input filter F 1 and the mixer M 1 as described above does not provide a stable matching with respect to the wideband input signal 950-1750 MHz.
따라서 전주파수 대역에 걸쳐 충분한 매칭 효과를 얻을수 없기 때문에(기존의 경우 적당한 임피던스를 형성하여 매칭을 고정하게 됨)채널간 이득 편차가 존재하게 되고 또 AGC지연 포인트의 틀어짐이나 변환손실이 발생하고 있었다.As a result, sufficient matching effect was not obtained over the entire frequency band (in the conventional case, the matching was fixed by forming an appropriate impedance), and there was a gain variation between the channels, and the AGC delay point was distorted and conversion loss occurred.
본 고안은 상기한 바와같은 기존의 매칭 방식으로부터 벗어나 튜닝전압에 따라 최적의 매칭이 자동으로 이루어지게 되는 위성방송튜너의 믹서단 오토매칭 회로를 제공하는데 목적이 있다.The present invention aims to provide a mixer stage auto-matching circuit of a satellite broadcasting tuner in which optimum matching is automatically made according to a tuning voltage, deviating from the conventional matching scheme as described above.
이하 첨부한 도면에 기초하여 본 고안의 실시예를 설명하면 다음과 같다.Hereinafter, an embodiment of the present invention will be described based on the accompanying drawings.
제1도는 봉 고안의 오토매칭을 구현하는 매칭 회로의 구성도이다.1 is a configuration diagram of a matching circuit for implementing auto matching of a rod design.
안테나로 입력되는 950-1750MHz의 RF신호는 RF앰프(A1)로 증폭된 후 입력필터(F1)로 필터링되게 연결하고, 상기 입력필터(F1)의 필터링 신호 출력은 커플링 콘덴서(C1)를 거쳐 바랙터 다이오드(D1)및 매칭 콘덴서(C3)에 의한 병렬회로와 이 병렬회로에 직렬로 연결되는 매칭 콘덴서(C2)를 통하여 믹서(M1)로 제공되게 연결한다.RF signals 950-1750MHz input to the antenna is then amplified by the RF amplifier (A 1) connected to be filtered by the input filter (F 1), and the filtered signal output of the input filter (F 1) is a coupling capacitor (C 1 ) is provided to the mixer (M 1 ) through a parallel circuit by the varactor diode (D 1 ) and the matching capacitor (C 3 ) and a matching capacitor (C 2 ) connected in series with the parallel circuit.
상기 믹서(M1)는 입력되는 RF신호를 발진기(O1)의 국부발진 주파수에 믹싱하여 480MHz대의 1F신호를 출력하도록 구성한다.The mixer M 1 is configured to mix the input RF signal with the local oscillation frequency of the oscillator O 1 to output a 1F signal in the 480 MHz band.
한편 상기 바랙터 다이오드(D1)의 캐소드측에는 저항(R1)을 통한 튜닝전압(VT)이 인가되게 연결하고 그의 애노드측에는 바이어스 저항(R2)을 연결하여, 입력튜닝 전압(VT)의 크기에 따라 바랙터 다이오드(D1)의 용량이 가변되게 구성한다.On the other hand, the cathode side of the varactor diode (D 1 ) is connected to the tuning voltage (V T ) through the resistor (R 1 ) is applied, and the bias resistor (R 2 ) is connected to the anode side, the input tuning voltage (V T ) According to the size of the varactor diode (D 1 ) is configured to vary the capacity.
이와같이 구성된 본 고안의 작용 및 효과를 설명하면 다음과 같다.Referring to the operation and effects of the present invention configured as described above are as follows.
일단 RF앰프(A1)에서 증폭된 950-1750MHz의 RF입력신호는 입력필터(F1)에서 필터링 된후 커플링 콘덴서(C1)를 거쳐의 매칭정수를 가지고 믹서(M1)로 전달된다.The 950-1750 MHz RF input signal, once amplified by the RF amplifier (A 1 ), is filtered by the input filter (F 1 ) and then passed through the coupling capacitor (C 1 ). It is passed to the mixer (M 1 ) with a matching integer of.
여기에서 CD는 바랙터 다이오드(D1)의 용량값이다.Where C D is the capacitance of the varactor diode D 1 .
이 용량값은 바랙터 다이오드(D1)에 인가되는 튜닝전압(VT: 10-20V)에 따라 변화하여 믹서단의 광대역 매칭을 가능하게 하는데, 예를 들어 바랙터 다이오드(D1)에 높은 튜닝전압(VT)이 인가되는 경우 입력필터(F1)의 출력 필터링 주파수 중에서 높은쪽 주파수를 통과시키게 된다.The capacitance tuning voltage applied to the varactor diode (D 1): to change according to (V T 10-20V) to enable a broadband matching of the mixer stage, for instance in high varactor diode (D 1) When the tuning voltage V T is applied, the higher frequency is passed among the output filtering frequencies of the input filter F 1 .
이경우 입력필터(F1)와 믹서(M1)는 작은 매칭 정수를 가진다. 즉 Ec=에 의해 낮은 주파수보다는 높은 주파수에 맹치되게 된다.In this case, the input filter F 1 and the mixer M 1 have a small matching integer. Ec = By virtue of the high frequency rather than the low frequency.
반대로 바랙터 다이오드(D1)에 낮은 튜닝전압(VT)이 인가되는 경우 이 매칭회로는 입력필터(F1)의 출력 필터링 주파수중에서 낮은쪽 주파수를 통과시키게 된다.On the contrary, when a low tuning voltage V T is applied to the varactor diode D 1 , the matching circuit passes a lower frequency among the output filtering frequencies of the input filter F 1 .
이경우 입력필터(F1)와 믹서(M1)는 높은 주파수보다는 낮은 주파수쪽으로 매칭되게 된다.In this case, the input filter F 1 and the mixer M 1 are matched toward a lower frequency than a high frequency.
한편 매칭 정수의 미세조정은 상기 바랙터 다이오드(D1)에 병렬로 연결된 콘덴서(C3)와 상기 바랙터 다이오드(D1)에 직렬로 연결된 콘덴서(C2)를 통하여 달성할수 있다.The fine adjustment of the matching constant can be achieved via a capacitor (C 2) connected in series with the capacitor (C 3) and said varactor diode (D 1) connected in parallel to the varactor diode (D 1).
이상에서 설명한 바와같은 본 고안은 입력필터단과 믹서단 사이에 매칭을 튜닝전압에 따라 변화시켜 로유채널과 하이채널 간의 이득편차를 보상하여 줌에 따라 AGC지연 포인트의 설계가 용이하게 되는 특유의 효과가 얻어지게 된다.As described above, the present invention changes the matching between the input filter stage and the mixer stage according to the tuning voltage, thereby compensating the gain deviation between the low channel and the high channel, so that the AGC delay point can be easily designed. Will be obtained.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019910018236U KR940001482Y1 (en) | 1991-10-30 | 1991-10-30 | Auto-matching circuit for mixer stage of satellite broadcasting tuner |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019910018236U KR940001482Y1 (en) | 1991-10-30 | 1991-10-30 | Auto-matching circuit for mixer stage of satellite broadcasting tuner |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR930009883U KR930009883U (en) | 1993-05-26 |
| KR940001482Y1 true KR940001482Y1 (en) | 1994-03-17 |
Family
ID=19321351
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019910018236U KR940001482Y1 (en) | 1991-10-30 | 1991-10-30 | Auto-matching circuit for mixer stage of satellite broadcasting tuner |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR940001482Y1 (en) |
-
1991
- 1991-10-30 KR KR2019910018236U patent/KR940001482Y1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR930009883U (en) | 1993-05-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4520507A (en) | Low noise CATV converter | |
| GB1476138A (en) | Tuner circuit arrangement | |
| KR19990007997A (en) | Tunable Interstage Filters | |
| KR20000075797A (en) | Direct-conversion tuner integrated circuit for direct broadcast satellite television | |
| US6795128B2 (en) | Television tuner capable of receiving FM broadcast | |
| US4989264A (en) | Bandwidth limiting circuit with variable bandwidth | |
| US3193767A (en) | Transistor radio signal receiver with means for reducing distortion in the rf amplifier | |
| US3942120A (en) | SWD FM receiver circuit | |
| US4160953A (en) | Self-oscillation mixer circuits | |
| US4569085A (en) | Oscillator control circuit in an F.M. receiver | |
| GB1267906A (en) | Signal overload compensation circuit for antenna tuning system | |
| US4709409A (en) | TVRO receiver with surface mounted high frequency voltage-controlled oscillator | |
| US3949306A (en) | High frequency amplifier with frequency conversion | |
| KR940001482Y1 (en) | Auto-matching circuit for mixer stage of satellite broadcasting tuner | |
| US2692919A (en) | Stabilized driven grounded grid amplifier circuits | |
| JPS6043696B2 (en) | VHF tuner interstage tuning coupling circuit | |
| JPS641979B2 (en) | ||
| US4596044A (en) | UHF-VHF combination tuner | |
| US20030202125A1 (en) | Simplified TV tuner intermediate frequency circuit | |
| US3573631A (en) | Oscillator circuit with series resonant coupling to mixer | |
| US3823379A (en) | Television automatic gain control circuitry providing for compatible control of vhf tuner and uhf tuner | |
| US3332020A (en) | Transistor input stage for a receiver | |
| US3197708A (en) | Agc parametric amplifier with constant output signal level | |
| US4509207A (en) | UHF RF Amplifier and AGC system | |
| KR20070052422A (en) | Radio frequency receiver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 19971129 Year of fee payment: 5 |
|
| LAPS | Lapse due to unpaid annual fee |