KR940000869Y1 - Inverter - Google Patents

Inverter Download PDF

Info

Publication number
KR940000869Y1
KR940000869Y1 KR2019880007241U KR880007240U KR940000869Y1 KR 940000869 Y1 KR940000869 Y1 KR 940000869Y1 KR 2019880007241 U KR2019880007241 U KR 2019880007241U KR 880007240 U KR880007240 U KR 880007240U KR 940000869 Y1 KR940000869 Y1 KR 940000869Y1
Authority
KR
South Korea
Prior art keywords
speed
inverter
setting
level comparator
resistor
Prior art date
Application number
KR2019880007241U
Other languages
Korean (ko)
Other versions
KR890023872U (en
Inventor
김홍명
Original Assignee
삼성항공산업 주식회사
송세창
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성항공산업 주식회사, 송세창 filed Critical 삼성항공산업 주식회사
Priority to KR2019880007241U priority Critical patent/KR940000869Y1/en
Publication of KR890023872U publication Critical patent/KR890023872U/en
Application granted granted Critical
Publication of KR940000869Y1 publication Critical patent/KR940000869Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/539—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0003—Details of control, feedback or regulation circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Control Of Ac Motors In General (AREA)

Abstract

내용 없음.No content.

Description

인버터의 2단속도 제어회로2 speed control circuit of inverter

제1도는 종래 기술에 따른 인버터의 2단속도 제어회로도.1 is a two-speed control circuit diagram of an inverter according to the prior art.

제2도는 본 고안에 따른 인버터의 2단속도 제어회로의 블럭구성도.2 is a block diagram of a two-speed control circuit of the inverter according to the present invention.

제3도는 제2도의 상세회로도.3 is a detailed circuit diagram of FIG.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 1단속설정부 2 : 2단속설정부1: 1 speed setting part 2: 2 speed setting part

3 : 2단속선택부 4 : 가산 및 증폭부3: 2 speed selector 4: Adder and amplification part

5 : 신호 반전부 6 : 레벨비교부5: signal reversal unit 6: level comparison unit

SW : 스위치 OP1: 레벨비교기SW: Switch OP 1 : Level Comparator

OP2: 증폭기 OP3: 증폭기OP 2 : Amplifier OP 3 : Amplifier

OP4: 레벨비교기 VR1, VR2: 가변저항OP 4 : Level comparator VR 1 , VR 2 : Variable resistor

본 고안은 유도전동기에 있어서, 인버터의 2단속도 제어회로에 관한 것이다.The present invention relates to a two speed control circuit of an inverter in an induction motor.

인버터에서 1,2단속도를 제어하기 위한 종래의 회로는 제1도에 도시한 바와같이 구성되어 현재의 스위치(SW1)만을 사용할때는 스위치(SW2)를 오프시켜 1단속을 선택하였던바, 1단속 조정볼률(VR1)과 2단조정볼륨(VR2)의 영향을 함께 받게되어 독립적인 조정이 어려운 문제점이 있었다.The conventional circuit for controlling the first and second speeds in the inverter is configured as shown in FIG. 1 and when the current switch SW 1 is used only, the first speed is selected by turning off the switch SW 2 . There was a problem that the independent adjustment is difficult because it is affected by the first-stage adjustment volume (VR 1) and the second-stage adjustment volume (VR 2 ).

한편, 이러한 독립적인 조정이 어려움을 해결하기 위해 두개의 스위치(SW1)(SW2)를 사용하여 1단속 선택시에는 스위치(SW1)(SW2)모두를 오프시키고, 2단속 선택시에는 스위치(SW1)(SW2)모두를 온시킴으로써 독립적인 조정이 가능하였으나, 스위치 한개를 더 사용하고 조작시 스위치 2개 모두를 조작해야만 하는 번거로움이 있었다.On the other hand, in order to solve the difficulty of this independent adjustment, two switches (SW 1 ) (SW 2 ) are used to turn off both switches (SW 1 ) and (SW 2 ) when the first speed is selected, and when the second speed is selected, Independent adjustments were possible by turning on both switches SW 1 and SW 2 , but there was a hassle to use one more switch and operate both switches.

따라서, 본 고안의 목적은 1,2단속도가 서로 독립적으로 제어되며 한개의 스위치만으로 2단속도를 선택할 수 있도록한 인버터의 2단속도 제어회로를 제공하는데 있다.Accordingly, an object of the present invention is to provide a two-speed control circuit of an inverter in which the first and second speeds are controlled independently of each other and select the second speed with only one switch.

이와같은 목적을 달성하기 위하여 본 고안은 제2도에 도시한 바와같이, 인버터의 1단속도를 설정하기 위한 1단속 설정부(1)와, 인버터의 2단속도를 설정하기 위한 2단속 설정부(2)와, 설정되는 2단속도를 선택하기 위한 2단속 선택부(3)와, 상기의 1단 및 2단속도를 가산하여 증폭하기 위한 가산 및 증폭부(4)와, 가산 및 증폭된 신호를 반전 증폭시키기 위한 신호반전부(5) 및 반전된 신호를 마이컴에 의한 D/A변환 출력값과 비교하여 인버터 장치에 인가하기 위한 레벨 비교구(6)로 구성된다.In order to achieve the above object of the present invention, as shown in FIG. 2, the first speed setting unit 1 for setting the first speed of the inverter and the second speed setting unit for setting the second speed of the inverter are shown in FIG. (2), a two-speed selection section (3) for selecting the set two-speed speed, an addition and amplification section (4) for adding and amplifying the first and second speeds described above, and the addition and amplification And a level comparison section 6 for applying the inverted signal to the inverter device by comparing the inverted signal with the D / A conversion output value by the microcomputer.

본 고안에 따른 1단속 설정부(1)는 전압(Vcc)을 분배하기 위한 저항(R2)과 1단속도를 조정하기 위한 가변저항(VR1)으로 구성될수도 있고, 2단속 설정부(2)는 2단속 설정시 공급되는 전압을 분배하기 위한 저항(R2)과 2단속도를 조정하기 위한 가변저항(VR2)으로 구성될수도 있다.The first speed setting unit 1 according to the present invention may be composed of a resistor R 2 for distributing the voltage Vcc and a variable resistance VR 1 for adjusting the first speed, and the second speed setting unit 2 ) May be composed of a resistor (R 2 ) for distributing the voltage supplied at the two-speed setting and a variable resistor (VR 2 ) for adjusting the two-speed.

그리고, 2단속 선택부(3)는 2단속 설정부(2)를 구동하기 위해 스위치(SW)와 저항(R3) 및 2단속 선택용 레벨비교기(OP1)로 구성될 수도 있다.In addition, the second speed selector 3 may include a switch SW, a resistor R 3 , and a level comparator OP 1 for two speed selection to drive the second speed setting unit 2.

본 고안에 따른 가산 및 증폭부(4)는 1단속 설정부(1)에서 발생되는 전압(Va)과, 2단속 설정부(2)에서 출력된 전압(Vb)을 가산 증폭하기 위한 저항(R4-R6)과 가산용 증폭기(OP2)로 구성될수도 있다.The addition and amplifying unit 4 according to the present invention includes a resistor R for adding and amplifying the voltage Va generated by the first speed setting unit 1 and the voltage Vb output from the second speed setting unit 2. 4 -R 6 ) and the addition amplifier (OP 2 ).

또한, 신호반전부(5)는 가산 및 증폭된 신호를 반전 증폭시키기 위한 저항(R7)(R8)과 증폭기(OP3)로 구성되며, 반전증폭된 신호를 마이컴에 의한 D/A변환 출력값과 비교하기 위한 레벨비교부(6)는 레벨비교기(OP4)로 구성될수도 있다.In addition, the signal inversion unit 5 is composed of a resistor (R 7 ) (R 8 ) and an amplifier (OP 3 ) for inverting and amplifying the added and amplified signal, D / A conversion of the inverted-amplified signal by the microcomputer The level comparator 6 for comparing with the output value may be constituted by a level comparator OP 4 .

이와같이 구성된 본 고안은 동작을 살펴보면, 저항(R1)(R2)(VR1)(VR2)에 의해 분압된 전압 Va와 Vb는 저항(R4-R6)과 증폭기(OP2)에 의해 Vc를 발생시키게 되는데 Vc는 하기의 식(Ⅰ)으로 표시된다. 즉,When the present invention configured as described above looks at the operation, the voltages Va and Vb divided by the resistors R 1 , R 2 , VR 1 , and VR 2 are applied to the resistors R 4 -R 6 and the amplifier OP 2 . Vc is generated, and Vc is represented by the following formula (I). In other words,

위와 같이 표시된 식(Ⅰ)을 참조하면서 1단속시의 회로동작과 2단속시의 회로동작을 상세히 설명하기로 한다.The circuit operation at the 1st speed and the circuit operation at the 2nd speed will be described in detail with reference to equation (I) indicated above.

우선, 1단속시의 회로동작을 살펴보면, 기준전압(Vref)을 저항(R1)과 저항(R9)사이에 분배전압(Vd)보다 낮게 설정하면 레벨비교기(OP1)의 출력전압(Ve)은 영(0)전위가 되므로 2단 설정부(2)의 출력전압(Vb)은 영(0)이 된다. 따라서, 증폭기(OP2)의 출력전압(Vc)은 Va에 의해서만 변화되므로 하기의 식(Ⅱ)과 표시할 수 있는 바,First, referring to the operation of the circuit at the first speed, if the reference voltage Vref is set lower than the divided voltage Vd between the resistor R 1 and the resistor R 9 , the output voltage Ve of the level comparator OP 1 is determined. ) Becomes zero potential, so the output voltage Vb of the second-stage setting unit 2 becomes zero. Therefore, since the output voltage Vc of the amplifier OP 2 is changed only by Va, it can be represented by the following formula (II),

(단, 0〈Vref〈Vd〈Vcc) 1단속시에는 가변저항(VR1)에 의해서만 속도가 설정됨을 알 수 있다.(However, it can be seen that the speed is set only by the variable resistor VR 1 at the time of 0 <Vref <Vd <Vcc).

이렇게 설정된 전압(Vc)은 저항(R7)(R8) 및 증폭기(OP3)에 의해 반전되어 하기의 식(Ⅲ)과 같이 양의 값을 갖는 전압(Vf)으로 나타난다. 즉,The voltage Vc set as described above is inverted by the resistor R 7 (R 8 ) and the amplifier OP 3 and is represented as a voltage Vf having a positive value as shown in Equation (III) below. In other words,

이러한 전압(Vf)은 레벨비교기(OP4)의 반전단자에 인가에 마이컴에 대한 D/A변환 출력값과 비교되어 인버터 장치에 인가된다.This voltage Vf is applied to the inverter device in comparison with the D / A conversion output value for the microcomputer in application to the inverting terminal of the level comparator OP 4 .

한편, 2단속시의 회로동작은 스위치(SW)를 작동시킴으로써 이루어질 수 있다. 즉, 스위치(SW)를 온시키면 레벨비교기(OP1)의 반전단자는 접지와 연결되므로 Va는 영전위가 되고 증폭기(OP1)의 출력전압(Ve)은 Vcc가 되어 Vb는 전위를 갖게된다. 따라서, 증폭기(OP2)의 출력전압(Vc)은 Vb에 의해서만 변화되므로 하기의 식(Ⅳ)과 같이 표시할 수 있는바,On the other hand, the circuit operation at the time of two speed regulation can be made by operating switch SW. That is, when the switch SW is turned on, since the inverting terminal of the level comparator OP 1 is connected to ground, Va becomes zero potential, the output voltage Ve of the amplifier OP 1 becomes Vcc, and Vb has a potential. . Therefore, since the output voltage Vc of the amplifier OP 2 is changed only by Vb, it can be expressed as in the following equation (IV).

(단, 0〈Vref〈Vcc) 2단속시에는 가변저항(VR2)에 의해서만 속도가 설정됨을 알 수 있다.(However, it can be seen that the speed is set only by the variable resistor VR 2 at the time of 0 <Vref <Vcc).

이렇게 설정된 전압(Vc)은 저항(R7)(R8) 및 증폭기(OP3)에 의해 반전되므로 증폭기(OP3)의 출력전압(Vf)은 하기의 식(Ⅴ)으로 표시된다. 즉,The voltage Vc set as described above is inverted by the resistor R 7 (R 8 ) and the amplifier OP 3 , so that the output voltage Vf of the amplifier OP 3 is represented by the following equation (V). In other words,

이러한 전압(Vf)은 레벨비교기(OP4)의 인가되어 마이컴에 의한 D/A변환 출력값과 비교되어 인버터 장치에 인가된다.This voltage Vf is applied by the level comparator OP 4 and compared with the D / A conversion output value by the microcomputer and applied to the inverter device.

이와같이 동작하는 본 고안은 인버터의 2단속 설정에 있어서, 1,2단속이 다른 속도 설정치에 영향을 받지않고 독립적으로 설정될 수 있으며 속도의 선택은 한개의 스위치(SW)만을 조작함으로써 간단히 이루어질 수 있는 특징을 지닌 것이다.The present invention operating in this way, in the 2-speed setting of the inverter, the 1st and 2nd speeds can be set independently without being influenced by the other speed setting values, and the selection of the speed can be made simply by operating only one switch (SW). It is characteristic.

Claims (2)

인버터의 1단속도를 설정하기 위한 1단속 설정부(1), 인버터의 2단속도를 설정하기 위한 2단속 설정부(2), 설정되는 2단속도를 선택하기 위한 2단속 선택부(3), 상기의 1안 및 2단속도를 가산하여 증폭하기 위한 가산 및 증폭부(4), 가산 및 증폭된 신호를 반전증폭시키기 위한 신호반전부(5) 및, 반전된 신호를 마이컴에 의한 D/A 변환 출력값과 비교하여 인버터장치에 인가하기 위한 레벨비교부(6)로 구성됨을 특징으로 하는 인버터의 2단속도 제어회로.First speed setting section (1) for setting the first speed of the inverter, second speed setting section (2) for setting the second speed of the inverter, second speed selection section (3) for selecting the second speed setting The addition and amplification unit 4 for adding and amplifying the first eye and the second stage speed, the signal inverting unit 5 for inverting and amplifying the added and amplified signal, and the inverted signal by D / D. A two-speed control circuit of an inverter characterized by comprising a level comparator (6) for applying to the inverter device in comparison with the A converted output value. 제1항에 있어서, 상기의 2단속 선택부(3)는 2단속 설정부(2)를 구동하기 위해 스위치(SW)와 저항(R3) 및 레벨 비교기(OP1)로 구성하여 레벨비교기(OP1)의 출력을 2단속 설정부(2)의 전원으로 공급함을 특징으로 하는 인버터의 2단속도 제어회로.According to claim 1, wherein the two-speed selection section 3 is composed of a switch SW, a resistor (R 3 ) and a level comparator (OP 1 ) for driving the two-speed selection section (2) level comparator ( A 2-speed control circuit for an inverter characterized by supplying the output of OP 1 ) to the power supply of the 2-speed setting section (2).
KR2019880007241U 1988-05-16 1988-05-16 Inverter KR940000869Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019880007241U KR940000869Y1 (en) 1988-05-16 1988-05-16 Inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019880007241U KR940000869Y1 (en) 1988-05-16 1988-05-16 Inverter

Publications (2)

Publication Number Publication Date
KR890023872U KR890023872U (en) 1989-12-04
KR940000869Y1 true KR940000869Y1 (en) 1994-02-18

Family

ID=19275240

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019880007241U KR940000869Y1 (en) 1988-05-16 1988-05-16 Inverter

Country Status (1)

Country Link
KR (1) KR940000869Y1 (en)

Also Published As

Publication number Publication date
KR890023872U (en) 1989-12-04

Similar Documents

Publication Publication Date Title
US4588934A (en) Automobile fan control with non-periodic fluctuation signal generator
US4933614A (en) Motor drive control circuit
US4871952A (en) Motor speed control apparatus
KR940000869Y1 (en) Inverter
US4680517A (en) Motor drive control device
US4716359A (en) Output stage control circuit
EP0533148B1 (en) Limiter circuit of servo motor control apparatus
US4649327A (en) Electric motor control circuit
JP3111172B2 (en) Stabilized power supply circuit
KR100594891B1 (en) Forward dimming control circuit of inverter
KR200141207Y1 (en) A switch-over circuit for driving voltage of l.c.d.
KR940000577Y1 (en) Speed controller of vacuum cleaner
KR0168015B1 (en) The mutual conductance adjustment circuit of a filter
GB2218285A (en) Motor driven fan control
KR910005421Y1 (en) Control circuit for tv
EP0711433B1 (en) Adaptive-output current driver
KR940002612Y1 (en) Pwm inverter
KR910005419Y1 (en) Color bright and contrast control circuit
KR910004078Y1 (en) Selecting circuit for double source of power
KR950005396Y1 (en) Relay on/off time control circuit
KR0143274B1 (en) Automatic brightness control circuit
JP2793094B2 (en) Comparator circuit
KR200232447Y1 (en) Speed Control device of DC motor
KR900007135Y1 (en) Multi stage speed controlling circuit
SU635586A1 (en) Dc drive with subordinate control of parameters

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee