KR930015650A - PLL system with reduced loop noise - Google Patents

PLL system with reduced loop noise Download PDF

Info

Publication number
KR930015650A
KR930015650A KR1019910023305A KR910023305A KR930015650A KR 930015650 A KR930015650 A KR 930015650A KR 1019910023305 A KR1019910023305 A KR 1019910023305A KR 910023305 A KR910023305 A KR 910023305A KR 930015650 A KR930015650 A KR 930015650A
Authority
KR
South Korea
Prior art keywords
signal
phase
phase detection
detection means
noise
Prior art date
Application number
KR1019910023305A
Other languages
Korean (ko)
Other versions
KR940005258B1 (en
Inventor
정재천
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910023305A priority Critical patent/KR940005258B1/en
Publication of KR930015650A publication Critical patent/KR930015650A/en
Application granted granted Critical
Publication of KR940005258B1 publication Critical patent/KR940005258B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)
  • Synchronizing For Television (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

본 발명은 텔레비젼 수상기에서의 편향신호처리시스템에 관한 것으로, 특히 편향신호처리계에 있어서 위상동기 루프시스템의 루프 잡음성분을 최소화시키기 위한 수단을 가지는 PLL 시스템에 관한 것이다. 입력되는 동기신호에 중첩된 잡음신호의 주파수밴드를 정의하기 위한 필터수단과 상기 필터수단을 통과한 동기신호의 위상을 검파하는 위상검파수단과 상기 위상검파수단을 통과한 신호를 저역필터부를 통해 필터링한후 이 신호를 입력하여 상기 위상검파수단의 기준신호를 발생시키는 전압제어발진수단으로 구비되어 위상동기 루프내의 노이즈를 감소시킬 수 있으며 동기신호의 락상태가 무너지는 것을 방지할 수 있어 시스템의 오동작을 방지할 수 있는 효과가 있다.The present invention relates to a deflection signal processing system in a television receiver, and more particularly to a PLL system having means for minimizing loop noise components of a phase locked loop system in a deflection signal processing system. Filter means for defining a frequency band of the noise signal superimposed on the input synchronization signal, phase detection means for detecting the phase of the synchronization signal passing through the filter means, and filtering the signal passing through the phase detection means through the low pass filter part. It is then provided as a voltage controlled oscillation means for inputting this signal to generate the reference signal of the phase detection means, which can reduce the noise in the phase synchronization loop and prevent the lock state of the synchronization signal from collapsing. There is an effect that can prevent.

Description

루프잡음성분을 감소시킨 PLL 시스템PLL system with reduced loop noise

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 루프잡음성분을 감소시킨 PLL 시스템의 블럭도, 제2도는 본 발명의 루프잡음성분을 감소시킨 PLL 시스템의 출력위상변동을 나타내기 위한 도면.1 is a block diagram of a PLL system with reduced loop noise component of the present invention, and FIG. 2 is a diagram for illustrating output phase variation of a PLL system with reduced loop noise component of the present invention.

Claims (1)

입력동기신호에 중첩된 잡음신호의 주파수밴드를 정의하기 위한 필터수단(1)과 상기 필터수단(1)을 통과한 동기신호의 위상을 검파하는 위상검파수단(2)와 상기 위상검파수단(2)를 통과한 신호를 저역통과필터부(3)를 통해 필터링하여 그 신호를 입력신호로 하여 상기 위상검파수단(2)의 위상검파기준신호를 발생시켜는 전압제어발진수단(3)으로 구성된 루프잡음성분을 감소시킨 PLL 시스템.Filter means (1) for defining a frequency band of the noise signal superimposed on the input sync signal, phase detection means (2) for detecting the phase of the synchronization signal passing through the filter means (1), and the phase detection means (2). Loop composed of voltage controlled oscillation means (3) for filtering the signal passing through the low pass filter unit (3) to generate the phase detection reference signal of the phase detection means (2) using the signal as an input signal. PLL system with reduced noise component. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910023305A 1991-12-18 1991-12-18 Pll system KR940005258B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910023305A KR940005258B1 (en) 1991-12-18 1991-12-18 Pll system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910023305A KR940005258B1 (en) 1991-12-18 1991-12-18 Pll system

Publications (2)

Publication Number Publication Date
KR930015650A true KR930015650A (en) 1993-07-24
KR940005258B1 KR940005258B1 (en) 1994-06-15

Family

ID=19325077

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910023305A KR940005258B1 (en) 1991-12-18 1991-12-18 Pll system

Country Status (1)

Country Link
KR (1) KR940005258B1 (en)

Also Published As

Publication number Publication date
KR940005258B1 (en) 1994-06-15

Similar Documents

Publication Publication Date Title
KR900017372A (en) Horizontal Phase Synchronization Circuit and Horizontal Phase Synchronization Method
KR950035094A (en) Enhanced phase locked loop
KR930005376A (en) Digital Phase-Synchronous Loop Circuit
KR900002648A (en) Motion detection circuit
KR880014813A (en) PLL Image Detection Circuit
KR940023208A (en) Clock detection and phase-locked loop device for digital audio equipment for high definition television
KR840006588A (en) Audio Information Detection Device
KR950013046A (en) Phase lock loop circuit
ES2108631A1 (en) Data clock recovery circuit
KR960020416A (en) Signal detector
KR930015650A (en) PLL system with reduced loop noise
KR920001314A (en) Wide operating range automatic device for changing the horizontal deflection frequency of multi-sync monitor
KR960009394A (en) Switched Capacitor Bandpass Filter for Detection of Broadcast Status Identification Signals
KR920022686A (en) Lock detection system of phase locked loop
KR950023066A (en) Burst Signal Generation Circuit of Image Processing System
KR950007297A (en) Phase locked loop and how it works
KR950016217A (en) Clock signal generator
KR960027247A (en) Oscillation circuit
KR880012103A (en) Phase locked loop system
KR940010711A (en) Video detection circuit
KR930003564A (en) Devices with phase-locked loops
KR960039977A (en) Satellite Broadcasting Demodulator
KR890015566A (en) TV deflector
KR960002728B1 (en) Pll circuit for reinforcing frequency band width
KR0123823B1 (en) Misoperation prevention circuit of pll circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070514

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee