KR930013737A - Power supply level detection circuit - Google Patents

Power supply level detection circuit Download PDF

Info

Publication number
KR930013737A
KR930013737A KR1019910023451A KR910023451A KR930013737A KR 930013737 A KR930013737 A KR 930013737A KR 1019910023451 A KR1019910023451 A KR 1019910023451A KR 910023451 A KR910023451 A KR 910023451A KR 930013737 A KR930013737 A KR 930013737A
Authority
KR
South Korea
Prior art keywords
vcc
nmos
inverter
detection circuit
level detection
Prior art date
Application number
KR1019910023451A
Other languages
Korean (ko)
Other versions
KR940008704B1 (en
Inventor
안희태
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019910023451A priority Critical patent/KR940008704B1/en
Publication of KR930013737A publication Critical patent/KR930013737A/en
Application granted granted Critical
Publication of KR940008704B1 publication Critical patent/KR940008704B1/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/165Indicating that current or voltage is either above or below a predetermined value or within or outside a predetermined range of values

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)

Abstract

내용 없음No content

Description

전원 레벨 검출회로Power supply level detection circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 회로도.1 is a circuit diagram of the present invention.

Claims (3)

전압변동을 검출하여 논리신호 하이나 로우로 출력하기 위한 회로로서, PMOS 트랜지스터와 NMOS 트랜지스터로 구성된 세개의 인버터가 직렬로 연결되어 최종단의 인버터 출력이 출력단으로 되고, 최종단의 인버터의PMOS에는 전원전압이 직접 연결되고 두번째 인버터의 PMOS에는 소오스오와 게이트가 Vcc에 견결된 NMOS트랜지스터를 통하여 Vcc가 연결되며, 첫번째 인버터는 종속접속된 두개의 NMOS를 통하여 Vcc가 연결되고, Vcc와 접지사이에는 소오스와 게이트가 서로 연결된 3개의 NMOS와 저항이 직렬로 연결되어 구성된 분압회로가 연결되고, 이 분압회로의 접지측에 연결된 저항과 NMOS의 접속점을 첫번째 인버터의 입력에 연결하여서 되는 전원레벨 검출회로.A circuit for detecting voltage fluctuation and outputting the logic signal high or low. Three inverters consisting of a PMOS transistor and an NMOS transistor are connected in series so that the inverter output of the final stage becomes an output stage. The voltage is directly connected and the VMOS is connected to the PMOS of the second inverter through an NMOS transistor whose source and gate are connected to Vcc. The first inverter is connected to Vcc through two cascaded NMOS, and the source is connected between Vcc and ground. A power level detection circuit comprising three NMOS and a gate connected to each other and a voltage divider circuit configured by connecting a resistor in series, and connecting a resistor connected to the ground side of the voltage divider circuit and a connection point of the NMOS to the input of the first inverter. 제1항에 있어서, 상기 두번째 인버터에서 PMOS의 VT절대값을 NMOS의 VT절대값보다 크게 하는 것이 특징인 전원레벨 검출회로.The method of claim 1, wherein the absolute value of V T V T of the NMOS PMOS characterized in that an absolute value higher than the power supply level detection circuit in the second inverter. 제2항에 있어서 Vcc가 5V이면 출력이 접지레벨로 로우가 되고, Vcc가 3V로 강하면 출력이 Vcc레벨(3V)로 하이가 되는 것이 특징인 전원레벨 검출회로.The power supply level detection circuit according to claim 2, wherein the output is low at ground level when Vcc is 5V, and the output is high at Vcc level (3V) when Vcc is reduced to 3V. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910023451A 1991-12-19 1991-12-19 Power source level detector KR940008704B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910023451A KR940008704B1 (en) 1991-12-19 1991-12-19 Power source level detector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910023451A KR940008704B1 (en) 1991-12-19 1991-12-19 Power source level detector

Publications (2)

Publication Number Publication Date
KR930013737A true KR930013737A (en) 1993-07-22
KR940008704B1 KR940008704B1 (en) 1994-09-26

Family

ID=19325199

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910023451A KR940008704B1 (en) 1991-12-19 1991-12-19 Power source level detector

Country Status (1)

Country Link
KR (1) KR940008704B1 (en)

Also Published As

Publication number Publication date
KR940008704B1 (en) 1994-09-26

Similar Documents

Publication Publication Date Title
US4477737A (en) Voltage generator circuit having compensation for process and temperature variation
US4831285A (en) Self precharging static programmable logic array
KR970051145A (en) Potential generator
KR950702760A (en) Self-disable power-up detection circuit (SELT-DISABLING POWER-UP DETECTION CIRCUTT)
KR930003540A (en) Noise suppressed data output buffer
KR930018850A (en) Output buffer device
KR860000719A (en) Complementary Bi-MIS Gate Circuit
KR900002558A (en) Output circuit
KR950007287A (en) Delay Circuit for Digital Signal Processing
KR900011152A (en) Voltage drop detection and reset circuit reset circuit
KR920001523A (en) Semiconductor integrated circuit including detection circuit
KR880002325A (en) CMOST input buffer
KR920005479A (en) MOS driver circuit
KR970066578A (en) High voltage detector circuit
KR930013737A (en) Power supply level detection circuit
KR950013606B1 (en) Test mode setting circuit for ic
KR890004495A (en) Reset signal generation circuit
KR920003704A (en) Floating circuit driving circuit responsive to digital signal
KR920008758A (en) Power-On Reset Circuit
KR920010907A (en) Free charge circuit
KR950015377A (en) Address transition detection circuit
KR910010860A (en) Output circuit
KR870003623A (en) Schmidt Circuit
KR970049214A (en) High voltage detection circuit
KR910007239A (en) Push Pull Output Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090828

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee