KR930007687U - Frequency multiplier circuit - Google Patents
Frequency multiplier circuitInfo
- Publication number
- KR930007687U KR930007687U KR2019910014724U KR910014724U KR930007687U KR 930007687 U KR930007687 U KR 930007687U KR 2019910014724 U KR2019910014724 U KR 2019910014724U KR 910014724 U KR910014724 U KR 910014724U KR 930007687 U KR930007687 U KR 930007687U
- Authority
- KR
- South Korea
- Prior art keywords
- frequency multiplier
- multiplier circuit
- circuit
- frequency
- multiplier
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910014724U KR0113169Y1 (en) | 1991-09-10 | 1991-09-10 | Frequency multiplier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910014724U KR0113169Y1 (en) | 1991-09-10 | 1991-09-10 | Frequency multiplier |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930007687U true KR930007687U (en) | 1993-04-26 |
KR0113169Y1 KR0113169Y1 (en) | 1998-10-01 |
Family
ID=19319090
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019910014724U KR0113169Y1 (en) | 1991-09-10 | 1991-09-10 | Frequency multiplier |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0113169Y1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5920211A (en) * | 1997-03-27 | 1999-07-06 | Lsi Logic Corporation | Fully digital clock synthesizer |
JP4425722B2 (en) * | 2004-06-18 | 2010-03-03 | Necエレクトロニクス株式会社 | SMD arbitrary multiplier |
-
1991
- 1991-09-10 KR KR2019910014724U patent/KR0113169Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR0113169Y1 (en) | 1998-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69302296D1 (en) | Circuit board | |
FI924811A0 (en) | ELECTRONIC INFORMATIONSANSKAFFNINGSSYSTEM | |
DE69316832D1 (en) | AC-DC circuit | |
DE69429066D1 (en) | Oscillator circuit | |
DE69317350D1 (en) | Comparison circuit | |
DE69124896D1 (en) | Electronic circuit | |
DE69209873D1 (en) | Multiplier circuit | |
DE69216663D1 (en) | Circuit | |
DE69326742D1 (en) | Oscillator circuit | |
DE69228862D1 (en) | Frequency conversion circuit | |
DE69410973D1 (en) | Oscillator circuit | |
DE69115660D1 (en) | Frequency multiplier | |
DE69424619D1 (en) | Oscillator circuit | |
DE69128166D1 (en) | Oscillator circuit | |
FI962659A (en) | Component module-arranged oscillator circuit arrangement | |
DE69221399D1 (en) | Frequency multiplier | |
DE59107631D1 (en) | Oscillator circuit | |
DE69216323D1 (en) | Impedance multiplier | |
DE59003378D1 (en) | FREQUENCY COMPENSATED CIRCUIT. | |
KR930007687U (en) | Frequency multiplier circuit | |
KR950701160A (en) | Combined circuit | |
DE69127610D1 (en) | Multiplier | |
DE69230581D1 (en) | FREQUENCY SYNTHETIZERS | |
DE69229568D1 (en) | Multiplier | |
DE69120218D1 (en) | Frequency divider circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20041101 Year of fee payment: 8 |
|
LAPS | Lapse due to unpaid annual fee |