KR930005768U - Bias circuit - Google Patents

Bias circuit

Info

Publication number
KR930005768U
KR930005768U KR2019910014007U KR910014007U KR930005768U KR 930005768 U KR930005768 U KR 930005768U KR 2019910014007 U KR2019910014007 U KR 2019910014007U KR 910014007 U KR910014007 U KR 910014007U KR 930005768 U KR930005768 U KR 930005768U
Authority
KR
South Korea
Prior art keywords
bias circuit
bias
circuit
Prior art date
Application number
KR2019910014007U
Other languages
Korean (ko)
Other versions
KR940000819Y1 (en
Inventor
조경호
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019910014007U priority Critical patent/KR940000819Y1/en
Publication of KR930005768U publication Critical patent/KR930005768U/en
Application granted granted Critical
Publication of KR940000819Y1 publication Critical patent/KR940000819Y1/en

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02Regulating voltage or current
    • G05F3/08Regulating voltage or current wherein the variable is dc
    • G05F3/10Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26Current mirrors
    • G05F3/265Current mirrors using bipolar transistors only
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02Regulating voltage or current
    • G05F3/08Regulating voltage or current wherein the variable is dc
    • G05F3/10Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/205Substrate bias-voltage generators
KR2019910014007U 1991-08-30 1991-08-30 Bias circuit KR940000819Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910014007U KR940000819Y1 (en) 1991-08-30 1991-08-30 Bias circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910014007U KR940000819Y1 (en) 1991-08-30 1991-08-30 Bias circuit

Publications (2)

Publication Number Publication Date
KR930005768U true KR930005768U (en) 1993-03-22
KR940000819Y1 KR940000819Y1 (en) 1994-02-16

Family

ID=19318560

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910014007U KR940000819Y1 (en) 1991-08-30 1991-08-30 Bias circuit

Country Status (1)

Country Link
KR (1) KR940000819Y1 (en)

Also Published As

Publication number Publication date
KR940000819Y1 (en) 1994-02-16

Similar Documents

Publication Publication Date Title
DE69210087D1 (en) Bias turn-on circuit
KR920022294U (en) Bias start-up circuit
NO923989D0 (en) INTEGRATED OPTICAL CIRCUIT
DE69225508D1 (en) Output circuit
DE69224409T2 (en) Amplifier circuit
DE69119152D1 (en) Circuit arrangement
DE69213986T2 (en) Circuit arrangement
DE69206651D1 (en) Circuit arrangement
DE69216663D1 (en) Circuit
DE69229315T2 (en) Output circuit
DE69211389D1 (en) Amplification circuit
DE69223427D1 (en) Sense amplifier circuit
DE69220456T2 (en) Circuit arrangement
DE69215184D1 (en) Integrated circuit
DE59107631D1 (en) Oscillator circuit
DE69215995T2 (en) Amplifier circuit
KR930003789U (en) Signal selection circuit
DE69212711D1 (en) Amplifier circuit
KR930005768U (en) Bias circuit
KR920001564U (en) Bias circuit
KR910017462U (en) Bias circuit
KR920020384U (en) Dividing circuit
KR920015535U (en) Bihonic circuit
DE69119363T2 (en) Hold circuit
FI924266A (en) Circuit arrangement

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20050124

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee