KR930004010U - Non-interlaced display circuit - Google Patents
Non-interlaced display circuitInfo
- Publication number
- KR930004010U KR930004010U KR2019910011583U KR910011583U KR930004010U KR 930004010 U KR930004010 U KR 930004010U KR 2019910011583 U KR2019910011583 U KR 2019910011583U KR 910011583 U KR910011583 U KR 910011583U KR 930004010 U KR930004010 U KR 930004010U
- Authority
- KR
- South Korea
- Prior art keywords
- display circuit
- interlaced display
- interlaced
- circuit
- display
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
- H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
- H04N7/012—Conversion between an interlaced and a progressive signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/08—Separation of synchronising signals from picture signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/08—Systems for the simultaneous or sequential transmission of more than one television signal, e.g. additional information signals, the signals occupying wholly or partially the same frequency band, e.g. by time division
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Computer Graphics (AREA)
- Details Of Television Scanning (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910011583U KR940003507Y1 (en) | 1991-07-23 | 1991-07-23 | Non-interlace display circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910011583U KR940003507Y1 (en) | 1991-07-23 | 1991-07-23 | Non-interlace display circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930004010U true KR930004010U (en) | 1993-02-26 |
KR940003507Y1 KR940003507Y1 (en) | 1994-05-25 |
Family
ID=19316953
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019910011583U KR940003507Y1 (en) | 1991-07-23 | 1991-07-23 | Non-interlace display circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940003507Y1 (en) |
-
1991
- 1991-07-23 KR KR2019910011583U patent/KR940003507Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR940003507Y1 (en) | 1994-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69317350D1 (en) | Comparison circuit | |
DE69206651D1 (en) | Circuit arrangement | |
DE69213986T2 (en) | Circuit arrangement | |
DE69216663D1 (en) | Circuit | |
DE69427339D1 (en) | Limiting circuit | |
DE69220456D1 (en) | Circuit arrangement | |
DE59304283D1 (en) | Circuit arrangement | |
DE69410836T2 (en) | Circuit | |
NO930097D0 (en) | PARTS SYNC CIRCUIT | |
DE69230480T2 (en) | Counter circuit | |
KR950701160A (en) | Combined circuit | |
KR930004010U (en) | Non-interlaced display circuit | |
DE69206914D1 (en) | Display devices | |
KR930022735U (en) | Salinity display circuit | |
DK53193D0 (en) | SELECTION CIRCUIT | |
DE69313257D1 (en) | circuit | |
DE59303835D1 (en) | Circuit arrangement | |
KR930005380U (en) | External display selection circuit | |
DE9209570U1 (en) | Circuit arrangement | |
KR930012022U (en) | Circuit breaker display | |
DE9309825U1 (en) | Circuit arrangement | |
KR920020384U (en) | Dividing circuit | |
KR920001637U (en) | Proset mode display circuit | |
KR930011750U (en) | VGA circuit | |
KR920015535U (en) | Bihonic circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19990430 Year of fee payment: 6 |
|
LAPS | Lapse due to unpaid annual fee |