KR930003785U - 3-state output buffer circuit - Google Patents

3-state output buffer circuit

Info

Publication number
KR930003785U
KR930003785U KR2019910011070U KR910011070U KR930003785U KR 930003785 U KR930003785 U KR 930003785U KR 2019910011070 U KR2019910011070 U KR 2019910011070U KR 910011070 U KR910011070 U KR 910011070U KR 930003785 U KR930003785 U KR 930003785U
Authority
KR
South Korea
Prior art keywords
output buffer
buffer circuit
state output
state
circuit
Prior art date
Application number
KR2019910011070U
Other languages
Korean (ko)
Other versions
KR930007840Y1 (en
Inventor
최고희
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019910011070U priority Critical patent/KR930007840Y1/en
Publication of KR930003785U publication Critical patent/KR930003785U/en
Application granted granted Critical
Publication of KR930007840Y1 publication Critical patent/KR930007840Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
    • H03K19/01806—Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/013—Modifications for accelerating switching in bipolar transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Amplifiers (AREA)
KR2019910011070U 1991-07-16 1991-07-16 Three state output buffer circuit KR930007840Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910011070U KR930007840Y1 (en) 1991-07-16 1991-07-16 Three state output buffer circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910011070U KR930007840Y1 (en) 1991-07-16 1991-07-16 Three state output buffer circuit

Publications (2)

Publication Number Publication Date
KR930003785U true KR930003785U (en) 1993-02-26
KR930007840Y1 KR930007840Y1 (en) 1993-11-18

Family

ID=19316594

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910011070U KR930007840Y1 (en) 1991-07-16 1991-07-16 Three state output buffer circuit

Country Status (1)

Country Link
KR (1) KR930007840Y1 (en)

Also Published As

Publication number Publication date
KR930007840Y1 (en) 1993-11-18

Similar Documents

Publication Publication Date Title
DE69412667D1 (en) Overvoltage-tolerant output buffer circuit
DE69118953D1 (en) Buffer circuit
DE69216773D1 (en) Output buffer circuit
DE69225508D1 (en) Output circuit
DE69317213T2 (en) Output buffer circuits
DE68912277D1 (en) Output buffer circuit.
DE69231920T2 (en) Output buffer circuit with precharge
DE69117553D1 (en) Output circuit
DE69206651D1 (en) Circuit arrangement
DE69213986D1 (en) Circuit arrangement
DE69229315T2 (en) Output circuit
DE69717893D1 (en) Output buffer circuit
DE69515407T2 (en) Output buffer circuit
DE69216663D1 (en) Circuit
DE69115551D1 (en) Buffer circuit
DE69223676T2 (en) Output buffer circuit
DE69220456D1 (en) Circuit arrangement
DE4326136B4 (en) Integrated circuit with output buffer circuits
DE69218270D1 (en) Output control circuit
DE69232600D1 (en) Output circuit with buffer
DE69228450T2 (en) Fast buffer circuit
KR930003785U (en) 3-state output buffer circuit
DE69126401D1 (en) Buffer circuit
KR940021417U (en) Output buffer circuit
KR920015732U (en) Magnetron output structure

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20021018

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee