KR930003780U - Input buffer - Google Patents

Input buffer

Info

Publication number
KR930003780U
KR930003780U KR2019910010319U KR910010319U KR930003780U KR 930003780 U KR930003780 U KR 930003780U KR 2019910010319 U KR2019910010319 U KR 2019910010319U KR 910010319 U KR910010319 U KR 910010319U KR 930003780 U KR930003780 U KR 930003780U
Authority
KR
South Korea
Prior art keywords
input buffer
buffer
input
Prior art date
Application number
KR2019910010319U
Other languages
Korean (ko)
Other versions
KR930006744Y1 (en
Inventor
김영호
Original Assignee
금성일트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일트론 주식회사 filed Critical 금성일트론 주식회사
Priority to KR2019910010319U priority Critical patent/KR930006744Y1/en
Publication of KR930003780U publication Critical patent/KR930003780U/en
Application granted granted Critical
Publication of KR930006744Y1 publication Critical patent/KR930006744Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
KR2019910010319U 1991-07-06 1991-07-06 Input buffer KR930006744Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910010319U KR930006744Y1 (en) 1991-07-06 1991-07-06 Input buffer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910010319U KR930006744Y1 (en) 1991-07-06 1991-07-06 Input buffer

Publications (2)

Publication Number Publication Date
KR930003780U true KR930003780U (en) 1993-02-26
KR930006744Y1 KR930006744Y1 (en) 1993-10-06

Family

ID=19316094

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910010319U KR930006744Y1 (en) 1991-07-06 1991-07-06 Input buffer

Country Status (1)

Country Link
KR (1) KR930006744Y1 (en)

Also Published As

Publication number Publication date
KR930006744Y1 (en) 1993-10-06

Similar Documents

Publication Publication Date Title
DE69221927T2 (en) Character input device
DE69211294D1 (en) Coordinate input device
DE69226241T2 (en) Coordinate input device
DE69118953T2 (en) Buffer circuit
DE69412667T2 (en) Overvoltage-tolerant output buffer circuit
DE69431266T2 (en) buffer circuits
DE69317213T2 (en) Output buffer circuits
DE69216773D1 (en) Output buffer circuit
ITMI920604A0 (en) ADDRESS INPUT BUFFER
DE69115551D1 (en) Buffer circuit
DE69620323D1 (en) Input buffer circuit
DE69129729D1 (en) FIFO buffer
DE69122906D1 (en) FIFO buffer
DE69215314D1 (en) Input unit
FI934710A (en) 4-Aryl-3- (HETEROARYLUREIDO) KINOLINDERIVAT
DE69223676D1 (en) Output buffer circuit
DE69205522T2 (en) Input buffer circuit.
FI934447A0 (en) NOW IMMUNHAEMMANDE AEMNE FRAON STRPTOMYCES BRAEGENSIS
DE59108506D1 (en) Output buffer amplifier
KR930003780U (en) Input buffer
KR930003783U (en) Input buffer circuit
DE69126401T2 (en) Buffer circuit
KR930016772U (en) Address buffer
KR950021806U (en) Input buffer circuit
KR940021417U (en) Output buffer circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20020918

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee