KR930003549A - Input buffer of memory - Google Patents
Input buffer of memory Download PDFInfo
- Publication number
- KR930003549A KR930003549A KR1019910011888A KR910011888A KR930003549A KR 930003549 A KR930003549 A KR 930003549A KR 1019910011888 A KR1019910011888 A KR 1019910011888A KR 910011888 A KR910011888 A KR 910011888A KR 930003549 A KR930003549 A KR 930003549A
- Authority
- KR
- South Korea
- Prior art keywords
- input
- input buffer
- channel mosfet
- memory
- drain
- Prior art date
Links
Landscapes
- Logic Circuits (AREA)
Abstract
내용 없음.No content.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제3도는 본 발명에 의한 입력버퍼의 회로도,3 is a circuit diagram of an input buffer according to the present invention,
제4도는 제3도의 각 부분의 신호파형도.4 is a signal waveform diagram of each part of FIG.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910011888A KR930003549A (en) | 1991-07-12 | 1991-07-12 | Input buffer of memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910011888A KR930003549A (en) | 1991-07-12 | 1991-07-12 | Input buffer of memory |
Publications (1)
Publication Number | Publication Date |
---|---|
KR930003549A true KR930003549A (en) | 1993-02-24 |
Family
ID=67440615
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910011888A KR930003549A (en) | 1991-07-12 | 1991-07-12 | Input buffer of memory |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930003549A (en) |
-
1991
- 1991-07-12 KR KR1019910011888A patent/KR930003549A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900002328A (en) | Sensing circuit | |
KR930003556A (en) | Progressive Turn-On CMOS Driver | |
KR900013380A (en) | Voltage control circuit | |
KR870011616A (en) | Sense amplifier | |
KR900013516A (en) | Associative Memory Using Wired Network | |
KR880001111A (en) | Semiconductor integrated circuit | |
KR860000719A (en) | Complementary Bi-MIS Gate Circuit | |
KR900002558A (en) | Output circuit | |
KR910008863A (en) | Semiconductor integrated circuit | |
KR900002457A (en) | Output buffer circuit | |
KR970049453A (en) | Static and Dynamic Full Adder with N-MOS | |
KR890011209A (en) | Due slope waveform generator | |
KR910003938A (en) | CMOS input buffer circuit of semiconductor device | |
KR890013769A (en) | Medium Potential Generation Circuit | |
KR910014942A (en) | Output circuit | |
KR920022298A (en) | Level conversion output circuit | |
KR930003549A (en) | Input buffer of memory | |
KR890004495A (en) | Reset signal generation circuit | |
KR920010907A (en) | Free charge circuit | |
KR910016008A (en) | Low Power Redundancy Circuit for Memory Devices | |
KR910010860A (en) | Output circuit | |
KR920001854A (en) | Output circuit device | |
KR920001841A (en) | Power-On Reset Circuit | |
KR970019082A (en) | Exclusive OR operation unit | |
KR980006900A (en) | High-speed voltage conversion circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |