KR920015884U - Set Direct Latch Circuit - Google Patents

Set Direct Latch Circuit

Info

Publication number
KR920015884U
KR920015884U KR2019910000569U KR910000569U KR920015884U KR 920015884 U KR920015884 U KR 920015884U KR 2019910000569 U KR2019910000569 U KR 2019910000569U KR 910000569 U KR910000569 U KR 910000569U KR 920015884 U KR920015884 U KR 920015884U
Authority
KR
South Korea
Prior art keywords
latch circuit
set direct
direct latch
circuit
latch
Prior art date
Application number
KR2019910000569U
Other languages
Korean (ko)
Other versions
KR960005898Y1 (en
Inventor
손효헌
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019910000569U priority Critical patent/KR960005898Y1/en
Publication of KR920015884U publication Critical patent/KR920015884U/en
Application granted granted Critical
Publication of KR960005898Y1 publication Critical patent/KR960005898Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
KR2019910000569U 1991-01-15 1991-01-15 Set direct latch KR960005898Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910000569U KR960005898Y1 (en) 1991-01-15 1991-01-15 Set direct latch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910000569U KR960005898Y1 (en) 1991-01-15 1991-01-15 Set direct latch

Publications (2)

Publication Number Publication Date
KR920015884U true KR920015884U (en) 1992-08-17
KR960005898Y1 KR960005898Y1 (en) 1996-07-18

Family

ID=19309839

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910000569U KR960005898Y1 (en) 1991-01-15 1991-01-15 Set direct latch

Country Status (1)

Country Link
KR (1) KR960005898Y1 (en)

Also Published As

Publication number Publication date
KR960005898Y1 (en) 1996-07-18

Similar Documents

Publication Publication Date Title
FI924811A0 (en) ELECTRONIC INFORMATIONSANSKAFFNINGSSYSTEM
DE69225508D1 (en) Output circuit
DE69119152T2 (en) Circuit arrangement
DE69206651D1 (en) Circuit arrangement
DE69213986D1 (en) Circuit arrangement
DE69216663D1 (en) Circuit
DE69229315T2 (en) Output circuit
DE69220456D1 (en) Circuit arrangement
DE59304283D1 (en) Circuit arrangement
DE69215184D1 (en) Integrated circuit
DE69222220T2 (en) Y / C isolation circuit
DE69208426T2 (en) Subrack
DE59107631D1 (en) Oscillator circuit
DE69230480T2 (en) Counter circuit
DK0489194T3 (en) circuit Event
KR920015884U (en) Set Direct Latch Circuit
DE69119363D1 (en) Hold circuit
KR920020384U (en) Dividing circuit
DE59303835D1 (en) Circuit arrangement
DE9209570U1 (en) Circuit arrangement
DE9117138U1 (en) Subrack
KR930016684U (en) Folded latch circuit
KR920015535U (en) Bihonic circuit
FI924266A (en) Circuit arrangement
BR7101291U (en) ELECTRONIC TRANGLE

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20050620

Year of fee payment: 10

EXPY Expiration of term