KR920014298U - TV voice processing circuit - Google Patents

TV voice processing circuit

Info

Publication number
KR920014298U
KR920014298U KR2019900022484U KR900022484U KR920014298U KR 920014298 U KR920014298 U KR 920014298U KR 2019900022484 U KR2019900022484 U KR 2019900022484U KR 900022484 U KR900022484 U KR 900022484U KR 920014298 U KR920014298 U KR 920014298U
Authority
KR
South Korea
Prior art keywords
processing circuit
voice processing
voice
circuit
processing
Prior art date
Application number
KR2019900022484U
Other languages
Korean (ko)
Other versions
KR930001437Y1 (en
Inventor
구본윤
Original Assignee
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사 filed Critical 주식회사 금성사
Priority to KR2019900022484U priority Critical patent/KR930001437Y1/en
Publication of KR920014298U publication Critical patent/KR920014298U/en
Application granted granted Critical
Publication of KR930001437Y1 publication Critical patent/KR930001437Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/60—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen
KR2019900022484U 1990-12-31 1990-12-31 Tv sound processing circuit KR930001437Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900022484U KR930001437Y1 (en) 1990-12-31 1990-12-31 Tv sound processing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900022484U KR930001437Y1 (en) 1990-12-31 1990-12-31 Tv sound processing circuit

Publications (2)

Publication Number Publication Date
KR920014298U true KR920014298U (en) 1992-07-27
KR930001437Y1 KR930001437Y1 (en) 1993-03-29

Family

ID=19308983

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900022484U KR930001437Y1 (en) 1990-12-31 1990-12-31 Tv sound processing circuit

Country Status (1)

Country Link
KR (1) KR930001437Y1 (en)

Also Published As

Publication number Publication date
KR930001437Y1 (en) 1993-03-29

Similar Documents

Publication Publication Date Title
DE69320123D1 (en) TV signal processing circuit
DE69118953D1 (en) Buffer circuit
DE69325490D1 (en) TV SIGNAL PROCESSING CIRCUIT
DE69030569T2 (en) Clamping circuit
DE69120861D1 (en) TV
DE69119152D1 (en) Circuit arrangement
DE69125433T2 (en) Video signal processing circuit
DE69125522D1 (en) Photoelectric circuit
DE69115551T2 (en) Buffer circuit
FI20030087A (en) Audio Processing Device
DE69130336T2 (en) Channel-selecting circuit
DE69115093D1 (en) Clamping circuit.
DE69119446T2 (en) Decoding circuit
DE69113322T2 (en) Video interface circuit.
DE69118134D1 (en) Clamping circuit
DE69115413D1 (en) Field decision circuit
KR920014298U (en) TV voice processing circuit
DK0489194T3 (en) circuit Event
DE69126401D1 (en) Buffer circuit
DE69119363D1 (en) Hold circuit
KR920002286U (en) Mokhwanbong processing equipment
KR930012342U (en) Priority processing circuit
KR930003781U (en) Priority processing circuit
KR910020871U (en) Blank-skip circuit
KR910019147U (en) Active video clamping circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19971229

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee