KR920010767U - Time base extension circuit - Google Patents

Time base extension circuit

Info

Publication number
KR920010767U
KR920010767U KR2019900016733U KR900016733U KR920010767U KR 920010767 U KR920010767 U KR 920010767U KR 2019900016733 U KR2019900016733 U KR 2019900016733U KR 900016733 U KR900016733 U KR 900016733U KR 920010767 U KR920010767 U KR 920010767U
Authority
KR
South Korea
Prior art keywords
time base
base extension
extension circuit
circuit
time
Prior art date
Application number
KR2019900016733U
Other languages
Korean (ko)
Other versions
KR930004598Y1 (en
Inventor
박중후
Original Assignee
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사 filed Critical 주식회사 금성사
Priority to KR2019900016733U priority Critical patent/KR930004598Y1/en
Publication of KR920010767U publication Critical patent/KR920010767U/en
Application granted granted Critical
Publication of KR930004598Y1 publication Critical patent/KR930004598Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/79—Processing of colour television signals in connection with recording
    • H04N9/80—Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/77—Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/38—Starting, stopping or resetting the counter

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Television Signal Processing For Recording (AREA)
KR2019900016733U 1990-11-01 1990-11-01 Time level extention circuit KR930004598Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900016733U KR930004598Y1 (en) 1990-11-01 1990-11-01 Time level extention circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900016733U KR930004598Y1 (en) 1990-11-01 1990-11-01 Time level extention circuit

Publications (2)

Publication Number Publication Date
KR920010767U true KR920010767U (en) 1992-06-17
KR930004598Y1 KR930004598Y1 (en) 1993-07-21

Family

ID=19304891

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900016733U KR930004598Y1 (en) 1990-11-01 1990-11-01 Time level extention circuit

Country Status (1)

Country Link
KR (1) KR930004598Y1 (en)

Also Published As

Publication number Publication date
KR930004598Y1 (en) 1993-07-21

Similar Documents

Publication Publication Date Title
DE69024638D1 (en) Activation circuit
DE69119152D1 (en) Circuit arrangement
DE69213986T2 (en) Circuit arrangement
DE69206651D1 (en) Circuit arrangement
DE69124896D1 (en) Electronic circuit
DE69216663T2 (en) Circuit
DE69119345T2 (en) Synchronization circuit
DE69118128T2 (en) Supply circuit
DE69029468T2 (en) Integrated circuit arrangement
DE69220456D1 (en) Circuit arrangement
DE69128166D1 (en) Oscillator circuit
DE69129739D1 (en) Memory circuit
DE69132775T2 (en) counter circuit
DE69129676T2 (en) Synchronization circuit
DK0489194T3 (en) circuit Event
KR920010767U (en) Time base extension circuit
FR2648943B1 (en) SAMPLE-LOCKER CIRCUIT
DE69119363D1 (en) Hold circuit
DE59010443D1 (en) Integrated circuit arrangement
FR2627328B1 (en) MICROELECTRONIC CIRCUIT
KR910020871U (en) Blank-skip circuit
KR920020384U (en) Dividing circuit
KR910008193U (en) Handset circuit
KR920013993U (en) Integral circuit
KR920010011U (en) Sense selection circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030707

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee