KR920003540U - Clock signal generation circuit - Google Patents

Clock signal generation circuit

Info

Publication number
KR920003540U
KR920003540U KR2019900011520U KR900011520U KR920003540U KR 920003540 U KR920003540 U KR 920003540U KR 2019900011520 U KR2019900011520 U KR 2019900011520U KR 900011520 U KR900011520 U KR 900011520U KR 920003540 U KR920003540 U KR 920003540U
Authority
KR
South Korea
Prior art keywords
clock signal
generation circuit
signal generation
circuit
clock
Prior art date
Application number
KR2019900011520U
Other languages
Korean (ko)
Other versions
KR950006654Y1 (en
Inventor
황교종
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019900011520U priority Critical patent/KR950006654Y1/en
Publication of KR920003540U publication Critical patent/KR920003540U/en
Application granted granted Critical
Publication of KR950006654Y1 publication Critical patent/KR950006654Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
KR2019900011520U 1990-07-31 1990-07-31 Cluck signal occurrence circuit KR950006654Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900011520U KR950006654Y1 (en) 1990-07-31 1990-07-31 Cluck signal occurrence circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900011520U KR950006654Y1 (en) 1990-07-31 1990-07-31 Cluck signal occurrence circuit

Publications (2)

Publication Number Publication Date
KR920003540U true KR920003540U (en) 1992-02-25
KR950006654Y1 KR950006654Y1 (en) 1995-08-16

Family

ID=19301748

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900011520U KR950006654Y1 (en) 1990-07-31 1990-07-31 Cluck signal occurrence circuit

Country Status (1)

Country Link
KR (1) KR950006654Y1 (en)

Also Published As

Publication number Publication date
KR950006654Y1 (en) 1995-08-16

Similar Documents

Publication Publication Date Title
DE69033309T2 (en) Clock generation circuit
DE69117553D1 (en) Output circuit
DE69119152D1 (en) Circuit arrangement
DE69132336D1 (en) Signal designer
BR9006653A (en) CENTRAL ELECTRONIC CIRCUIT COMPLEX
KR880016923U (en) Clock signal generation circuit device
DE69029916D1 (en) CLOCK SIGNAL GENERATOR
KR920003540U (en) Clock signal generation circuit
KR920006803U (en) Clock division circuit
KR930016761U (en) Non-redundant clock pulse generation circuit
KR920003538U (en) Comparison signal generation circuit
DE69029577D1 (en) Signal conversion circuit
KR920018749U (en) Clock generation circuit
KR930005789U (en) Time signal generation circuit
KR930007235U (en) Signal generation circuit
KR920005440U (en) Ring signal generation circuit
KR920005460U (en) Programmable clock signal dividing circuit
KR920015851U (en) N division clock generation circuit
KR940018401U (en) Synchronization signal generation circuit
KR930016690U (en) Master clock generation circuit
KR890014226U (en) Standby signal generation circuit
DE68916475D1 (en) Interference-free signal generation circuit.
KR920013088U (en) Time information generation circuit
KR900013143U (en) Delay signal generation circuit
KR950021781U (en) Single clock generation circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee