KR910021176U - Crosstalk prevention circuit between 2-line input signals - Google Patents

Crosstalk prevention circuit between 2-line input signals

Info

Publication number
KR910021176U
KR910021176U KR2019900006097U KR900006097U KR910021176U KR 910021176 U KR910021176 U KR 910021176U KR 2019900006097 U KR2019900006097 U KR 2019900006097U KR 900006097 U KR900006097 U KR 900006097U KR 910021176 U KR910021176 U KR 910021176U
Authority
KR
South Korea
Prior art keywords
input signals
line input
prevention circuit
crosstalk prevention
crosstalk
Prior art date
Application number
KR2019900006097U
Other languages
Korean (ko)
Other versions
KR930002144Y1 (en
Inventor
백동철
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019900006097U priority Critical patent/KR930002144Y1/en
Publication of KR910021176U publication Critical patent/KR910021176U/en
Application granted granted Critical
Publication of KR930002144Y1 publication Critical patent/KR930002144Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/21—Circuitry for suppressing or minimising disturbance, e.g. moiré or halo

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Electronic Switches (AREA)
KR2019900006097U 1990-05-08 1990-05-08 Circuit of protecting cross lock between two line input signals KR930002144Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900006097U KR930002144Y1 (en) 1990-05-08 1990-05-08 Circuit of protecting cross lock between two line input signals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900006097U KR930002144Y1 (en) 1990-05-08 1990-05-08 Circuit of protecting cross lock between two line input signals

Publications (2)

Publication Number Publication Date
KR910021176U true KR910021176U (en) 1991-12-20
KR930002144Y1 KR930002144Y1 (en) 1993-04-26

Family

ID=19298532

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900006097U KR930002144Y1 (en) 1990-05-08 1990-05-08 Circuit of protecting cross lock between two line input signals

Country Status (1)

Country Link
KR (1) KR930002144Y1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040017722A (en) * 2002-08-23 2004-02-27 엘지전자 주식회사 Motor system linked with electric centrifugal switch

Also Published As

Publication number Publication date
KR930002144Y1 (en) 1993-04-26

Similar Documents

Publication Publication Date Title
GB2246256B (en) Signal delay circuits
DE69121263D1 (en) Signal transmission / reception circuitry
DE69232523D1 (en) Signal transmission system
DE69228729D1 (en) VOICE SIGNAL TRANSMISSION
DE69029085D1 (en) Crosstalk prevention circuit
DE69318866D1 (en) Signal processing arrangements
DE59608581D1 (en) Circuit arrangement for the transmission of sound signals
DE59106807D1 (en) SIGNAL TRANSMISSION LINE.
DE69322669D1 (en) Video signal transmission
DE69116966D1 (en) Signal transition enhancement arrangement
FR2542955B1 (en) VIDEO SIGNAL LOSS COMPENSATION CIRCUITS
DE69310428D1 (en) Video signal equalizer
KR910021176U (en) Crosstalk prevention circuit between 2-line input signals
DE69415383D1 (en) Signal equalizer
DE69224019D1 (en) Signal input selection circuits
DE69126517D1 (en) Improved video signal selector
BR9104534A (en) SIGNAL TRANSMISSION LINE
KR920001566U (en) Signal delay transmission circuit
KR940021426U (en) Digital signal attenuation circuit
KR940002156U (en) Signal transmission circuit
KR950015871U (en) Dedicated 2-wire signal transmission circuit
KR950002379U (en) Crosstalk Reduction Circuit of AM Receiver
DE69324181D1 (en) Processor circuit for television signals
DE69306342D1 (en) Signal integration circuit
KR930009995U (en) Input signal adaptive contour compensation circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030328

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee