KR910015915A - TTL / Analog Mode Automatic Selection Circuit - Google Patents

TTL / Analog Mode Automatic Selection Circuit Download PDF

Info

Publication number
KR910015915A
KR910015915A KR1019900001288A KR900001288A KR910015915A KR 910015915 A KR910015915 A KR 910015915A KR 1019900001288 A KR1019900001288 A KR 1019900001288A KR 900001288 A KR900001288 A KR 900001288A KR 910015915 A KR910015915 A KR 910015915A
Authority
KR
South Korea
Prior art keywords
ttl
analog mode
circuit
input
selection circuit
Prior art date
Application number
KR1019900001288A
Other languages
Korean (ko)
Other versions
KR920009761B1 (en
Inventor
신욱희
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019900001288A priority Critical patent/KR920009761B1/en
Publication of KR910015915A publication Critical patent/KR910015915A/en
Application granted granted Critical
Publication of KR920009761B1 publication Critical patent/KR920009761B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)
  • Measurement Of Current Or Voltage (AREA)

Abstract

내용 없음No content

Description

TTL/아날로그 모드자동 선택회로TTL / Analog Mode Automatic Selection Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명의 하드웨어 블럭도, 제3도는 제1도중 입력신호 판별회로의 구체회로도.FIG. 2 is a hardware block diagram of the present invention, and FIG. 3 is a concrete circuit diagram of the input signal discrimination circuit of FIG.

Claims (2)

멀티스캔 모니터의 TTL/아날로그모드 선택장치에 있어서, 미분회로로 이루어져 상기 입력 콘넥터(C)로부터 TTL/아날로그모드 신호를 입력하는 입력부와, 상기 TTL/아날로그모드 입력상태에 따라 구형파/DC 전압을 출력하는 판별부와 상기 판별부 출력신호를 정류하는 정류부로 이루어진 입력신호 판별회로와, 상기 입력신호 판별결과에 따라 TTL/아날로그모드를 자동선택하는 모니터 내부조절장치(B)로 구성됨을 특징으로 하는 회로.A TTL / analog mode selection device of a multi-scan monitor, comprising: an input unit formed of a differential circuit for inputting a TTL / analog mode signal from the input connector C, and outputting a square wave / DC voltage according to the TTL / analog mode input state A circuit comprising: an input signal discrimination circuit comprising a discriminating unit configured to rectify and an output signal of the discriminating unit; and a monitor internal control device (B) for automatically selecting a TTL / analog mode according to the input signal discrimination result. . 제1항에 있어서, 입력신호 판별회로가 상기 정류출력을 제한하여 일정 레벨전압을 출력하는 제한부를 더 구비함을 특징으로 하는 회로.The circuit according to claim 1, further comprising a limiter configured to output a constant level voltage by limiting the rectified output by the input signal discrimination circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900001288A 1990-02-03 1990-02-03 Auto-selecting circuit for mode KR920009761B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900001288A KR920009761B1 (en) 1990-02-03 1990-02-03 Auto-selecting circuit for mode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900001288A KR920009761B1 (en) 1990-02-03 1990-02-03 Auto-selecting circuit for mode

Publications (2)

Publication Number Publication Date
KR910015915A true KR910015915A (en) 1991-09-30
KR920009761B1 KR920009761B1 (en) 1992-10-22

Family

ID=19295761

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900001288A KR920009761B1 (en) 1990-02-03 1990-02-03 Auto-selecting circuit for mode

Country Status (1)

Country Link
KR (1) KR920009761B1 (en)

Also Published As

Publication number Publication date
KR920009761B1 (en) 1992-10-22

Similar Documents

Publication Publication Date Title
KR880001154A (en) Remote control system
KR900011144A (en) Duty control circuit
KR920001873A (en) Network controller
KR870008239A (en) Automatic power control
KR880005796A (en) d.c.-coupled video clamping circuit
KR880004643A (en) Waveform shaping circuit
KR850007346A (en) Beam Current Control Device
KR910015915A (en) TTL / Analog Mode Automatic Selection Circuit
KR910001368A (en) Driving state detection device of vehicle
KR840003159A (en) Inverter Control Circuit
KR860000770A (en) Video AGC circuit
KR890014871A (en) Ignition Signal Detection Circuit
KR870010739A (en) T.V Electronic Sensing Automatic Power Control
KR910010952A (en) Volume control circuit of telephone ring signal
KR830009850A (en) Mode discrimination circuit
KR970022721A (en) BNC / D-SUB Automatic Selection Circuit
KR910006136A (en) Inverter control hoist
KR930003568A (en) Controller
KR880000852A (en) Self test circuit of computer monitor
KR850002199A (en) Keying pulse generator
KR910019002A (en) Tape security circuit by password
KR930005420A (en) Music signal automatic switching circuit
KR920022849A (en) TV viewing distance judgment circuit
KR870009587A (en) Mosaic screen generating circuit
KR910004033A (en) AFT circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980925

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee