KR910014749U - Combined port interface circuit - Google Patents

Combined port interface circuit

Info

Publication number
KR910014749U
KR910014749U KR2019900000734U KR900000734U KR910014749U KR 910014749 U KR910014749 U KR 910014749U KR 2019900000734 U KR2019900000734 U KR 2019900000734U KR 900000734 U KR900000734 U KR 900000734U KR 910014749 U KR910014749 U KR 910014749U
Authority
KR
South Korea
Prior art keywords
interface circuit
port interface
combined port
combined
circuit
Prior art date
Application number
KR2019900000734U
Other languages
Korean (ko)
Other versions
KR950003902Y1 (en
Inventor
박옥배
Original Assignee
금성반도체 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성반도체 주식회사 filed Critical 금성반도체 주식회사
Priority to KR2019900000734U priority Critical patent/KR950003902Y1/en
Publication of KR910014749U publication Critical patent/KR910014749U/en
Application granted granted Critical
Publication of KR950003902Y1 publication Critical patent/KR950003902Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
KR2019900000734U 1990-01-23 1990-01-23 Port interface circuit using in two or more ways KR950003902Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900000734U KR950003902Y1 (en) 1990-01-23 1990-01-23 Port interface circuit using in two or more ways

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900000734U KR950003902Y1 (en) 1990-01-23 1990-01-23 Port interface circuit using in two or more ways

Publications (2)

Publication Number Publication Date
KR910014749U true KR910014749U (en) 1991-08-31
KR950003902Y1 KR950003902Y1 (en) 1995-05-17

Family

ID=19295464

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900000734U KR950003902Y1 (en) 1990-01-23 1990-01-23 Port interface circuit using in two or more ways

Country Status (1)

Country Link
KR (1) KR950003902Y1 (en)

Also Published As

Publication number Publication date
KR950003902Y1 (en) 1995-05-17

Similar Documents

Publication Publication Date Title
DE69132460D1 (en) ISDN interface circuit
DE69131531D1 (en) Integrating circuit
DE69133518D1 (en) Communication Interface
DE69024638D1 (en) Activation circuit
DE69118953D1 (en) Buffer circuit
DE69119152D1 (en) Circuit arrangement
DE69030569D1 (en) Clamping circuit
DE69129297D1 (en) HYDRAULIC CIRCUIT
DE69404726D1 (en) Interface circuit
DE69216663D1 (en) Circuit
DE69115551D1 (en) Buffer circuit
DE69033030D1 (en) Exponential function circuit
FI920806A (en) DRIVARRANGEMANG FOER EN PORT
DE69128439D1 (en) Flip-flop circuit
DE69118134D1 (en) Clamping circuit
DE68912198D1 (en) Telephone interface circuit.
NO921176L (en) KRAFTTILFOERSELS INTERFACE
DE69132775D1 (en) Counter circuit
DE68924299D1 (en) Interface circuit.
KR920003179A (en) Asynchronous interface circuit
KR910014749U (en) Combined port interface circuit
DK0489194T3 (en) circuit Event
DE69126401D1 (en) Buffer circuit
FR2648943B1 (en) SAMPLE-LOCKER CIRCUIT
DE69119363D1 (en) Hold circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
LAPS Lapse due to unpaid annual fee