KR910012878U - 16비트 병렬 테스트회로 - Google Patents

16비트 병렬 테스트회로

Info

Publication number
KR910012878U
KR910012878U KR2019890019397U KR890019397U KR910012878U KR 910012878 U KR910012878 U KR 910012878U KR 2019890019397 U KR2019890019397 U KR 2019890019397U KR 890019397 U KR890019397 U KR 890019397U KR 910012878 U KR910012878 U KR 910012878U
Authority
KR
South Korea
Prior art keywords
test circuit
bit parallel
parallel test
bit
circuit
Prior art date
Application number
KR2019890019397U
Other languages
English (en)
Other versions
KR950000141Y1 (ko
Inventor
김성욱
정원화
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019890019397U priority Critical patent/KR950000141Y1/ko
Publication of KR910012878U publication Critical patent/KR910012878U/ko
Application granted granted Critical
Publication of KR950000141Y1 publication Critical patent/KR950000141Y1/ko

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/26Accessing multiple arrays
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C2029/1802Address decoder
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/26Accessing multiple arrays
    • G11C2029/2602Concurrent test
KR2019890019397U 1989-12-20 1989-12-20 16비트 병렬 테스트회로 KR950000141Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019890019397U KR950000141Y1 (ko) 1989-12-20 1989-12-20 16비트 병렬 테스트회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019890019397U KR950000141Y1 (ko) 1989-12-20 1989-12-20 16비트 병렬 테스트회로

Publications (2)

Publication Number Publication Date
KR910012878U true KR910012878U (ko) 1991-07-30
KR950000141Y1 KR950000141Y1 (ko) 1995-01-10

Family

ID=19293545

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019890019397U KR950000141Y1 (ko) 1989-12-20 1989-12-20 16비트 병렬 테스트회로

Country Status (1)

Country Link
KR (1) KR950000141Y1 (ko)

Also Published As

Publication number Publication date
KR950000141Y1 (ko) 1995-01-10

Similar Documents

Publication Publication Date Title
DE69019670D1 (de) Verzögerungsmessschaltung.
DE59010729D1 (de) Photostrukturierungsverfahren
DE69025110T2 (de) Testgerät
FI104217B (fi) Mittauslaite
DK622689A (da) Analytisk testindretning
DE69026551D1 (de) Integratorschaltung
DE69029634D1 (de) Prüflatchschaltung
DE69029468D1 (de) Integrierte Schaltungsanordnung
DK437387A (da) Maalekredsloeb
DE69032019T2 (de) Elektronisches Gerät
DE69127149T2 (de) Schaltungsprüf-Verfahren
DE68928600T2 (de) Erweiterte Prüfschaltung
NO178316C (no) Forsinkelseskrets
DE69029922T2 (de) Bi-CMOS-Schaltung
KR910013424U (ko) 감도향상회로
KR910012878U (ko) 16비트 병렬 테스트회로
FR2648943B1 (fr) Circuit echantillonneur-bloqueur
KR910001198U (ko) 회로기판 테스터
KR920010235U (ko) 롬 테스트회로
DE59010443D1 (de) Integrierte Schaltungsanordnung
KR900019472U (ko) 노아게이트 회로
KR910004906U (ko) 스켈치 회로
BR6802479U (pt) Testador de circuitos integrados
BR8605879A (pt) Teste eletronico
KR910017382U (ko) 멀티비트 병렬 테스트 회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20031219

Year of fee payment: 10

EXPY Expiration of term